


Heterogeneous Work-stealing across CPU and DSP cores

Vivek Kumar¹, Alina Sbîrlea¹, Ajay Jayaraj², Zoran Budimlić¹, Deepak Majeti¹, and Vivek Sarkar¹

¹ Rice University

² Texas Instruments

Accelerators in Top500



Lower power-to-performance ratio = \$\$

Source: http://www.slideshare.net/top500/top500-list-november-2014?related=1



Outline

- Background and motivation
- Our contributions
- Implementation
- Results
- Summary



if (! (GPGPU || CoProcessor))?



if (! (GPGPU || CoProcessor))?


















if (! (GPGPU || CoProcessor))?







DSP and HPC... Really?


- Traditionally DSPs existed in two different flavors
 - Fixed point operations
 - Integer arithmetic
 - Low cost
 - Floating point operations
 - Usage restricted to research, avionics
 - High cost



And Out of Thin Air a HPC Engine is Born...




And Out of Thin Air a HPC Engine is Born...



Source: http://www.ti.com/lit/wp/spry147/spry147.pdf




And Out of Thin Air a HPC Engine is Born...



Source: http://www.ti.com/lit/wp/spry147/spry147.pdf



TI Keystone II SoC





Existing Programming Model

- No special programming language required for DSP
 - Supports C language (TI's C66x)
- Parallel programming using OpenMP
 - Stotzer et. al., OpenMP on the low-power TI Keystone-II ARM/DSP system-onchip, IWOMP 2013



Existing Programming Model

- No special programming language required for DSP
 - Supports C language (TI's C66x)
- Parallel programming using OpenMP
 - Stotzer et. al., OpenMP on the low-power TI Keystone-II ARM/DSP system-onchip, IWOMP 2013
 - ARM dispatches OpenMP kernels to DSPs and wait for completion
 - Idle ARM cores



Contributions

HC-K2H programming model

Task parallel programming model for TI's ARM+DSP SoC, which abstracts away hardware complexities from the user

Hybrid work-stealing runtime

That performs load balancing of tasks across ARM and DSP cores

Detailed performance study

Using standard work-stealing benchmarks

Results

That shows HC-K2H runtime can even outperform DSP only execution



HC-K2H Parallel Programming Model

```
// Task To (Parent)
start_finish();
end_finish();
STMT3; //T3
```



HC-K2H Parallel Programming Model

```
// Task To (Parent)
start_finish();
async (STMT1); //T1 (Child)
forasync (STMT2); //T2 (Child)
end_finish();
STMT3; //T3
```



HC-K2H Parallel Programming Model

```
// Task To (Parent)
start_finish();

async (STMT1); //T1 (Child)

forasync (STMT2); //T2 (Child)

end_finish();

STMT3; //T3
T_1 T_2
async \longleftrightarrow forasync
forasync (STMT1); //T3 STMT3
```



Compiling and Running

main () { }




Compiling and Running

main () { }

User main replaced using macros

```
main ( ) {
  initialize_runtime ( )
  _user_main ( );
  finalize_runtime ( );
}
_user_main ( ) { }
```

ARM version



DSP version




Compiling and Running

main () { }

User main replaced using macros

```
main ( ) {
  initialize_runtime ( )
  _user_main ( );
  finalize_runtime ( );
}
_user_main ( ) { }
```

ARM version



DSP version

\$ ARM_WORKERS=X DSP_WORKERS=Y ./executable <command line args>



Hybrid Work-Stealing Implementation



HC-K2H Task Data-Structure

```
ARMfunPtr DSPfunPtr
Valid at ARM Only
Valid at DSP Only
```

```
// ARM has access to symbol table manager
// which helps function pointer mapping between
// ARM and DSP

ARMfunPtr = lookup(DSPfunPtr);

DSPfunPtr = lookup(ARMfunPtr);
```



HC-K2H Task Data-Structure

```
DSP_finish
                                 ARM finish
      ARMfunPtr
                    DSPfunPtr
Valid at ARM only
            // ARM has access to symbol table manager
            // which helps function pointer mapping between
            // ARM and DSP
            ARMfunPtr = lookup(DSPfunPtr);
            DSPfunPtr = lookup(ARMfunPtr);
```



HC-K2H Task Data-Structure

DSP_finish args [SIZE] ARM finish **ARMfunPtr DSPfunPtr** Function arguments

Packed in an array

(current limitation (Current limitation) Valid at ARM only // ARM has access to symbol table manager // which helps function pointer mapping between // ARM and DSP ARMfunPtr = lookup(DSPfunPtr); DSPfunPtr = lookup(ARMfunPtr);



Work-stealing Properties


	WS Data- structure	Task synchronization (task counter at each finish scope)	Push	Рор	Steal
ARM	Software deques at each core	Atomic operations	Tail	Tail	Head



Work-stealing Properties

	WS Data- structure	Task synchronization (task counter at each finish scope)	Push	Рор	Steal
ARM	Software deques at each core	Atomic operations	Tail	Tail	Head
DSP	Hardware queues at each core	Using single hardware semaphore (total hardware semaphores = 32 only)	Head or <u>tail</u>	Tail (only)	== Pop





Head








Head

Tail







Head

```
Steals within ARM cores


ONE OF THE STATE OF
```


























Hybrid Work-Stealing Design




Experimental Evaluation

- Work-stealing performance
 - DSP only v/s hybrid



DSP only work-stealing performance




Hybrid work-stealing performance



Experimental Evaluation

- Work-stealing performance
 - Understanding anomalies



11

12

Summary

- Current Work
 - Parallel programming model for TI Keystone II SoC
 - Abstracts away hardware complexities
 - Hybrid work-stealing across ARM and DSP
 - Detailed experimental evaluation
 - Optimal load balancing, even outperforming DSP only executions
- Future work
 - Shared memory allocations from DSP cores
 - More benchmarks



Backup Slides



HC-K2H Parallel Programming Constructs

Asynchronous tasks

Synchronization over asynchronous tasks



HClib Programming Model

```
#include "hclib.h"
int size, *A, *B, *C;
main ( ) {
  arm_init (N);
  parallel_sum ( );
                                    void parallel_sum ( ) {
                                      loop_domain_t loop = {low, high, stride, tile};
void arm_init (int N) {
  size = N;
                                      start_finish(
                                                     .);
  A = malloc(N * sizeof(int));
                                      forasync(kernel, NULL, 0, 1, &loop, WS_RECURSION);
  initialize_A( );
                                      end_finish( );
  /* similarly for B and C */
                                    void kernel(void* args, int i) {
                                      C[i] = A[i] + B[i];
```

Parallel array addition in HClib

More information: http://habanero-rice.github.io/hclib/



```
#include "hc-k2h.h"
int size, *A, *B, *C;
main ( ) {
  arm_init (N);
  parallel_sum ( );
                                    void parallel_sum ( ) {
                                      loop_domain_t loop = {low, high, stride, tile};
void arm_init (int N) {
  size = N;
                                     start_finish(
                                                     );
  A = malloc(N * sizeof(int));
                                     forasync(kernel, NULL, 0, 1, &loop, WS_RECURSION);
  initialize_A( );
                                      end_finish( );
  /* similarly for B and C */
                                    void kernel(void* args, int i) {
                                     C[i] = A[i] + B[i];
```



```
#include "hc-k2h.h"
int size, *A, *B, *C;
main ( ) {
  arm_init (N);
  parallel_sum ( );
                                    void parallel_sum ( ) {
                                      loop_domain_t loop = {low, high, stride, tile};
void arm_init (int N) {
  size = N;
                                      start_finish(
                                                      );
  A = ws_malloc(N * sizeof(int));
                                      forasync(kernel, NULL, 0, 1, &loop, WS_RECURSION);
  initialize_A( );
                                      end_finish( );
  ws_cacheWbInv (A);
  /* similarly for B and C */
                                    void kernel(void* args, int i) {
                                      C[i] = A[i] + B[i];
```



```
#include "hc-k2h.h"
int size, *A, *B, *C;
main ( ) {
  arm_init (N);
  dsp_init ( );
  parallel_sum ( );
                                    void parallel_sum ( ) {
                                      loop_domain_t loop = {low, high, stride, tile};
void arm_init (int N) {
  size = N;
                                      start_finish(
                                                      );
  A = ws_malloc(N * sizeof(int));
                                      forasync(kernel, NULL, 0, 1, &loop, WS_RECURSION);
  initialize_A( );
                                      end_finish( );
  ws_cacheWbInv (A);
  /* similarly for B and C */
                                    void kernel(void* args, int i) {
                                      C[i] = A[i] + B[i];
```



```
void dsp_init ( ) {
#include "hc-k2h.h"
                              /* pointer translation */
int size, *A, *B, *C;
                              int in[] = {N, ws_dspPtr(A), ws_dspPtr(B), ws_dspPtr(C)};
main ( ) {
  arm_init (N);
                              start_finish (0);
  dsp_init ( );
                              /* DSP only async task */
  parallel_sum ( );
                              /* dsp_init_func() \rightarrow A = (int*) in [1]; ........... */
                              asyncDSP (dsp_init_func, in, sizeof(in));
                              end_finish ( );
                                     void parallel_sum ( ) {
                                       loop_domain_t loop = {low, high, stride, tile};
void arm_init (int N) {
  size = N;
                                                       );
                                       start_finish(
  A = ws_malloc(N * sizeof(int));
                                       forasync(kernel, NULL, 0, 1, &loop, WS_RECURSION);
  initialize_A( );
                                       end_finish( );
  ws_cacheWbInv (A);
  /* similarly for B and C */
                                     void kernel(void* args, int i) {
                                       C[i] = A[i] + B[i];
```



```
void dsp_init ( ) {
#include "hc-k2h.h"
                              /* pointer translation */
int size, *A, *B, *C;
                              int in[] = {N, ws_dspPtr(A), ws_dspPtr(B), ws_dspPtr(C)};
main ( ) {
  arm_init (N);
                              start_finish (0);
  dsp_init ( );
                              /* DSP only async task */
  parallel_sum ( );
                              /* dsp_init_func() \rightarrow A = (int*) in [1]; ........... */
                              asyncDSP (dsp_init_func, in, sizeof(in));
                              end_finish ( );
                                     void parallel_sum ( ) {
                                       loop_domain_t loop = {low, high, stride, tile};
void arm_init (int N) {
                                       ws_args_t t1 = {C}; /* result array */
  size = N;
                                       start_finish(1, &t1);
  A = ws_malloc(N * sizeof(int));
                                       forasync(kernel, NULL, 0, 1, &loop, WS_RECURSION);
  initialize_A( );
                                       end_finish( );
  ws_cacheWbInv (A);
  /* similarly for B and C */
                                     void kernel(void* args, int i) {
                                       C[i] = A[i] + B[i];
```



Avoiding False Sharing

- ARM cache line
 - 64 bytes
- DSP cache line
 - 128 bytes

Allocate writable shared buffers with sizes in multiple of 128 bytes

```
// Specifying information on for-loop in forasync task
loop_domain_t loop_info = { lowBound, highBound, stride, tile_size };
uint32_t writable_shared_array[1024]; /* Option: use tile_size = 32 */
```



Multicore ARM+DSP TI's Keystone-II SoC

- Software configuration
 - ARM
 - Standard Linux
 - DSP
 - Custom real-time O.S. called as SYS/BIOS™
 - Support for inter processor communication
 - Custom runtime library to support thread management, scheduling and synchronization
 - Supports C99 C language
 - No pthread libraries or GCC built-in atomic functions

