Requirements List

of

RISC-V ABIs Specification,

Document Version 1.0*

by

Mehmet Öner

Version 1.0

^{*`}RISC-V ABIs Specification, Document Version 1.0', Editors Kito Cheng and Jessica Clarke, RISC-V International, November 2022.

github.com/riscv-non-isa/riscv-elf-psabi-doc

About

The Document

In systems engineering approach, before doing anything with the design of the system under consideration, requirements analysis must be completed as one of the first tasks (if not the very first). Beginning with an itemized, atomic, classified and well defined list of requirements is essential. Because, following activities at various stages of development (like design coverage analysis, testing, verification, validation ...) depend on the requirement specifications stated at the beginning.

RISC-V International provides the ISA (Instruction Set Architecture) and non-ISA requirement specifications for the RISC-V architecture (https://riscv.org/technical/specifications/). These documents in general are good written technical plain text documents. However, they lack some aspects of good requirement specification practices:

- Requirements are in free text form and not itemized: Itemized list of requirements enables requirement coverage in design, test, verification and validation phases.
- Text includes comments and information statements along with requirements: Statements must be clearly labeled and categorized.
- Some statements include more than one specifications: Each specification need to be isolated.
- Some specifications such as instruction definitions are distributed throughout the text: The
 distributed content need to be put together to have a complete the specification.

The aim of this document is providing an edited list of requirements for `RISC-V ABIs Specification, Document Version 1.0', Editors Kito Cheng and Jessica Clarke, RISC-V International, November 2022. github.com/riscv-non-isa/riscv-elf-psabi-doc. It is licensed under the Creative Commons Attribution 4.0 International License (CC-BY 4.0). https://creativecommons.org/licenses/by/4.0/

In particular:

- Statements were itemized and given an ID number.
- Each itemized statement was referenced to the original document to provide traceability
- Itemized statements were categorized
- Complex statements were broken into simpler atomic requirement statements when needed.
- Distributed requirement information was put together to form complete specifications.

Special attention was given to preserve original statements, even when dividing complex statements into simpler atomic statements. But occasionally, some statements were re-written as to form a formal requirement statement.

This document is released under a Creative Commons Attribution 4.0 International License. Please use and cite accordingly.

The Editor (or the systems engineer)

After 34 years of my career, I retired from my regular job in 2023. Now, I do part time consulting services to interested parties, while I do work on projects that interest me more than a regular work.

In my career I dealt with very diverse fields of engineering: Academics, C/C++ desktop programming, embedded systems, analog circuit design, DSP algorithms, VLSI/FPGA design, underwater acoustics are to name few.

Requirements List of RISC-V ABIs Specification, Document Version 1.0

I've always enjoyed designing controllers and processors with generic HDL for VLSI or FPGA. So, as my personal project to work on, I decided to design RISC-V cores with different capabilities.

Having some defense sector background, I find systems engineering approach very useful. After reading RISC-V specification documents, I decided to take the initiative and edit the documents into customer requirements list format which is a tough, tedious and time consuming work.

In case someone else could find these documents useful, I share them on github: https://github.com/vizionerco/RISC-V

Best regards,

Mehmet Öner, Ph.D.

www.linkedin.com/in/mehmet-oner-00453733/

Table of Contents

About	, .2
The Document	
The Editor (or the systems engineer)	2
Definitions	
RISC-V Calling Conventions	6
CHAPTER 1 Register Convention	
CHAPTER 2 Procedure Calling Convention	
CHAPTER 3 Calling Convention for System Calls	13
CHAPTER 4 C/C++ type details	14
Appendix A: Linux-specific ABI	16
RISC-V ELF Specification	17
CHAPTER 5 Code models	17
CHAPTER 6 Dynamic Linking	19
CHAPTER 7 C++ Name Mangling	20
CHAPTER 8 ELF Object Files	21
CHAPTER 9 Linker Relaxation	39
RISC-V DWARF Specification	44
CHAPTER 10 DWARF Debugging Format	44
CHAPTER 11 DWARF Register Numbers	

Definitions

Table 1: Requirement Types

TYPE	NAME	EXPLANATION
Н	Heading	Headings in the original document. Headings are included to provide context to the subsequent requirements
I	Information	These are statements that explain some aspects of the subject, but actually do not specify any requirement. For these types, the statement(s) in the text is given as is.
С	Comment	These statements are original comment statements in the RISC_V documentation which are explained as: "Commentary on our design decisions is formatted as in this paragraph. This non-normative text can be skipped if the reader is only interested in the specification itself." For these types, the statement(s) in the text is given as is.
R	Requirement	These are statements that specify a specific need to be fulfilled. For these types, the statement(s) in the text is given as is where possible. In some cases, information is collected from different tables and figures to form a complete specification. In some cases, context is added in parenthesis to make the requirement self explanatory. In some cases, the statements are broken into single statements requirement statements.
0	Optional Requirement	These are tatements that specify a property that is not mandatory to implement. However if it is chosen to fulfill, it should obey this requirement. Inclusion of the text is the same as R/Requirement type.
Т	Tentative Requirement	These are requirements but are not frozen yet by the RISC-V committee. Inclusion of the text is the same as R/Requirement type.

Table 2: Abbreviations & Definitions

SHORT	MEANING
ABI	Application binary interface
gABI	Generic System V Application Binary Interface
ELF	Executable and Linking Format
psABI	Processor-Specific ABI
DWARF	Debugging With Arbitrary Record Formats
GOT	Global Offset Table
PC	Program Counter
TLS	Thread-Local Storage
NTBS	Null-Terminated Byte String
XLEN	The width of an integer register in bits
FLEN	The width of a floating-point register in bits
Linker relaxation	A mechanism for optimizing programs at link-time

RISC-V Calling Conventions

RVA.1.9 1.3 (p.6) H

CHAPTER 1 Register Convention

ID	REFERENCE	TYPE	DEFINITIO	N		
RVA.1.1	1.0 (p.6)	Н	Register C	onvention		
RVA.1.2	1.1 (p.6)	Н	_	gister Conv	ention	
	,			•		
RVA.1.3	1.1 (p.6) Table 1	R	integer reg	ister conve	nuon	
	Table 1		Name	ABI Mnemonic	Meaning	Preserved across calls?
			x0	zero	Zero	- (Immutable)
			x1	ra	Return address	No
			x2	sp	Stack pointer	Yes
			x3	gp	Global pointer	- (Unallocatable)
			x4	tp	Thread pointer	- (Unallocatable)
			x5 - x7	t0 - t2	Temporary registers	No
			x8 - x9	s0 - s1	Callee-saved registers	Yes
			x10 - x17	a0 - a7	Argument registers	No
			x18 - x27	s2 - s11	Callee-saved registers	Yes
			x28 - x31	t3 - t6	Temporary registers	No
RVA.1.5 RVA.1.6	1.1 (p.6) 1.2 (p.6)	О Н	must resid	e in x8 (s0);	me pointer is optional. If a fram the register remains callee-save r Convention	
RVA.1.7	1.2 (p.6) Table 2	R	Floating-po	oint register	convention	
			Name	ABI Mnemonic	Meaning	Preserved across calls?
			f0 - f7	ft0 - ft7	Temporary registers	No
			f8 - f9	fs0 - fs1	Callee-saved registers	Yes*
			f10 - f17	fa0 - fa7	Argument registers	No
			f18 - f27	fs2 - fs11	Callee-saved registers	Yes*
			f28 - f31	ft3 - ft11	Temporary registers	No
			across call in the targe	s if they are eted ABI. Th	es in callee-saved registers ar no larger than the width of a floa nerefore, these registers can alw g the base integer calling conven	ating-point register ays be considered
RVA.1.8	1.2 (p.6)	R	storage du		ontrol and Status Register (fcsr) accordance with C11 section 7 '.	

Vector Register Convention

RVA.1.10	1.3 (p.7) R Table 3		Vector register convention			
			Name	ABI Mnemonic	Meaning	Preserved across calls?
			v0 - v31		Temporary registers	No
			vi		Vector length	No
			vtype		Vector data type register	No
			vxrm		Vector fixed-point rounding mode register	No
			fvxsat		Vector fixed-point saturation flag register	No
RVA.1.11	1.3 (p.7)	R	Vector re	egisters are	not used for passing arguments or ret	urn values;
RVA.1.12	1.3 (p.7)	I		tend to defi oftware opti	ine a new calling convention variant to mization.	allow that as a
RVA.1.13	1.3 (p.7)	R			eat fields of vcsr are not preserved accepecified upon entry.	cross calls and
RVA.1.14	1.3 (p.7)	R	Procedu	ires may as	sume that vstart is zero upon entry.	
RVA.1.15	1.3 (p.7)	R	Procedu procedu	•	assume that vstart is zero upon	return from a
RVA.1.16	1.3 (p.7)	С	procedu	re that doe	re should normally not write vstart s explicitly write vstart to a nonzero v returning or calling another procedure	alue must zero

CHAPTER 2 Procedure Calling Convention

ID	REFERENCE	TYPE	DEFINITION
RVA.2.1	2.0 (p.8)	Н	Procedure Calling Convention
RVA.2.2	2.0 (p.8)	I	This chapter defines standard calling conventions, and describes how to pass parameters and return values.
RVA.2.3	2.0 (p.8)	R	Functions must follow the register convention defined in calling convention: the contents of any register without specifying it as an argument register in the calling convention are unspecified upon entry, and the content of any register without specifying it as a return value register or callee-saved in the calling convention are unspecified upon exit, the contents of all callee-saved registers must be restored to what was set on entry, and the contents of any fixed registers like gp and tp never change,
RVA.2.4	2.0 (p.8)	С	Calling convention for big-endian is NOT included in this specification yet, we intend to define that in future version of this specification.
RVA.2.5	2.1 (p.8)	Н	Integer Calling Convention
RVA.2.6	2.1 (p.8)	R	The base integer calling convention provides eight argument registers, a0-a7 , the first two of which are also used to return values.
RVA.2.7	2.1 (p.8)	R	Scalars that are at most XLEN bits wide are passed in a single argument register, or on the stack by value if none is available.
RVA.2.8	2.1 (p.8)	R	When passed in registers or on the stack, integer scalars narrower than XLEN bits are widened according to the sign of their type up to 32 bits, then sign-extended to XLEN bits.
RVA.2.9	2.1 (p.8)	R	When passed in registers or on the stack, floating-point types narrower than XLEN bits are widened to XLEN bits, with the upper bits undefined.
RVA.2.10	2.1 (p.8)	R	Scalars that are 2×XLEN bits wide are passed in a pair of argument registers, with the low-order XLEN bits in the lower-numbered register and the high-order XLEN bits in the higher-numbered register.
RVA.2.11	2.1 (p.8)	R	(for $2\times XLEN$ bits scalars) If no argument registers are available, the scalar is passed on the stack by value.
RVA.2.12	2.1 (p.8)	R	(for $2\times XLEN$ bits scalars) If exactly one register is available, the low-order XLEN bits are passed in the register and the high-order XLEN bits are passed on the stack.
RVA.2.13	2.1 (p.8)	R	Scalars wider than 2×XLEN bits are passed by reference and are replaced in the argument list with the address.
RVA.2.14	2.1 (p.8)	R	Aggregates whose total size is no more than XLEN bits are passed in a register, with the fields laid out as though they were passed in memory.
RVA.2.15	2.1 (p.8)	R	If no register is available, the aggregate is passed on the stack.
RVA.2.16	2.1 (p.8)	R	Aggregates whose total size is no more than 2×XLEN bits are passed in a pair of registers; if only one register is available, the first XLEN bits are passed in a register and the remaining bits are passed on the stack. If no registers are available, the aggregate is passed on the stack. Bits unused due to padding, and bits past the end of an aggregate whose size in bits is not divisible by XLEN, are undefined.
RVA.2.17	2.1 (p.8)	R	Aggregates or scalars passed on the stack are aligned to the greater of the type alignment and XLEN bits, but never more than the stack alignment.

ID	REFERENCE	TYPE	DEFINITION
RVA.2.18	2.1 (p.8)	R	Aggregates larger than 2×XLEN bits are passed by reference and are replaced in the argument list with the address, as are C++ aggregates with nontrivial copy constructors, destructors, or vtables.
RVA.2.19	2.1 (p.9)	I	Empty structs or union arguments or return values are ignored by C compilers which support them as a non-standard extension. This is not the case for C++, which requires them to be sized types.
RVA.2.20	2.1 (p.9)	R	Bitfields are packed in little-endian fashion.
RVA.2.21	2.1 (p.9)	R	A bitfield that would span the alignment boundary of its integer type is padded to begin at the next alignment boundary.
RVA.2.22	2.1 (p.9)	I	For example, struct { int $x:10$; int $y:12$; } is a 32-bit type with x in bits 9-0, y in bits 21-10, and bits 31-22 undefined. By contrast, struct { short $x:10$; short $y:12$; } is a 32-bit type with x in bits 9-0, y in bits 27-16, and bits 31-28 and bits 15-10 undefined.
RVA.2.23	2.1 (p.9)	R	Bitfields may larger than its integer type, bits excess than its integer type will treat as padding bits, then padding to begin at the next alignment boundary.
RVA.2.24	2.1 (p.9)	I	For example struct { char x : 9; char y; } is a 24 byte type with x in bits 7-0, y in bit 23-16, and bits 15-8 undefined, struct { char x : 9; char y : 2 } is a 16-bit type with x in bits 7-0, y in bit 10-9, and bit 8, bits 15-11 is undefined.
RVA.2.25	2.1 (p.9)	I	Arguments passed by reference may be modified by the callee.
RVA.2.26	2.1 (p.9)	R	Floating-point reals are passed the same way as aggregates of the same size; complex floating-point numbers are passed the same way as a struct containing two floating-point reals. (This constraint changes when the integer calling convention is augmented by the hardware floating-point calling convention.)
RVA.2.27	2.1 (p.9)	R	In the base integer calling convention, variadic arguments are passed in the same manner as named arguments, with one exception. Variadic arguments with 2×XLEN-bit alignment and size at most 2×XLEN bits are passed in an aligned register pair (i.e., the first register in the pair is even-numbered), or on the stack by value if none is available. After a variadic argument has been passed on the stack, all future arguments will also be passed on the stack (i.e. the last argument register may be left unused due to the aligned register pair rule).
RVA.2.28	2.1 (p.9)	R	Values are returned in the same manner as a first named argument of the same type would be passed. If such an argument would have been passed by reference, the caller allocates memory for the return value, and passes the address as an implicit first parameter.
RVA.2.29	2.1 (p.9)	С	There is no requirement that the address be returned from the function and so software should not assume that a0 will hold the address of the return value on return.
RVA.2.30	2.1 (p.9)	R	The stack grows downwards (towards lower addresses) and the stack pointer shall be aligned to a 128-bit boundary upon procedure entry.
RVA.2.31	2.1 (p.9)	R	The first argument passed on the stack is located at offset zero of the stack pointer on function entry; following arguments are stored at correspondingly higher addresses.
RVA.2.32	2.1 (p.9)	R	In the standard ABI, the stack pointer must remain aligned throughout procedure execution.

ID	REFERENCE	TYPE	DEFINITION
RVA.2.33	2.1 (p.9)	R	Nonstandard ABI code must realign the stack pointer prior to invoking standard ABI procedures.
RVA.2.34	2.1 (p.9)	R	The operating system must realign the stack pointer prior to invoking a signal handler; hence, POSIX signal handlers need not realign the stack pointer.
RVA.2.35	2.1 (p.9)	R	In systems that service interrupts using the interruptee's stack, the interrupt service routine must realign the stack pointer if linked with any code that uses a non-standard stack-alignment discipline, but need not realign the stack pointer if all code adheres to the standard ABI.
RVA.2.36	2.1 (p.10)	R	Procedures must not rely upon the persistence of stack-allocated data whose addresses lie below the stack pointer.
RVA.2.37	2.1 (p.10)	R	Registers s0-s11 shall be preserved across procedure calls.
RVA.2.38	2.1 (p.10)	R	No floating-point registers, if present, are preserved across calls. (This property changes when the integer calling convention is augmented by the hardware floating-point calling convention.)
RVA.2.39	2.2 (p.10)	Н	Hardware Floating-point Calling Convention
RVA.2.40	2.2 (p.10)	R	The hardware floating-point calling convention adds eight floating-point argument registers, fa0-fa7 , the first two of which are also used to return values.
RVA.2.41	2.2 (p.10)	R	Values are passed in floating-point registers whenever possible, whether or not the integer registers have been exhausted.
RVA.2.42	2.2 (p.10)	R	The remainder of this section applies only to named arguments. Variadic arguments are passed according to the integer calling convention.
RVA.2.43	2.2 (p.10)	I	ABI_FLEN refers to the width of a floating-point register in the ABI.
RVA.2.44	2.2 (p.10)	R	The ABI_FLEN must be no wider than the ISA's FLEN.
RVA.2.45	2.2 (p.10)	0	The ISA might have wider floating-point registers than the ABI.
RVA.2.46	2.2 (p.10)	I	For the purposes of this section, "struct" refers to a C struct with its hierarchy flattened, including any array fields. That is, struct { struct { float $f[1]$; } $g[2]$; } and struct { float f ; float g ; } are treated the same.
RVA.2.47	2.2 (p.10)	I	Fields containing empty structs or unions are ignored while flattening, even in C++, unless they have nontrivial copy constructors or destructors.
RVA.2.48	2.2 (p.10)	I	Fields containing zero-length bit-fields are ignored while flattening.
RVA.2.49	2.2 (p.10)	I	Attributes such as aligned or packed do not interfere with a struct's eligibility for being passed in registers according to the rules below, i.e. struct { int i; double d; } and structattribute((packed)) { int i; double d } are treated the same, as are struct { float f; float g; } and struct { float f; float gattribute ((aligned (8))); }.
RVA.2.50	2.2 (p.10)	R	A real floating-point argument is passed in a floating-point argument register if it is no more than ABI_FLEN bits wide and at least one floating-point argument register is available.
RVA.2.51	2.2 (p.10)	R	Otherwise, it is passed according to the integer calling convention.
RVA.2.52	2.2 (p.10)	R	When a floating-point argument narrower than FLEN bits is passed in a floating-point register, it is 1-extended (NaN-boxed) to FLEN bits.

ID	REFERENCE	TYPE	DEFINITION
RVA.2.53	2.2 (p.10)	R	A struct containing just one floating-point real is passed as though it were a standalone floating-point real.
RVA.2.54	2.2 (p.10)	R	A struct containing two floating-point reals is passed in two floating-point registers, if neither real is more than ABI_FLEN bits wide and at least two floating-point argument registers are available. (The registers need not be an aligned pair.)
RVA.2.55	2.2 (p.10)	R	Otherwise, it is passed according to the integer calling convention.
RVA.2.56	2.2 (p.10)	R	A complex floating-point number, or a struct containing just one complex floating-point number, is passed as though it were a struct containing two floating-point reals.
RVA.2.57	2.2 (p.10)	R	A struct containing one floating-point real and one integer (or bitfield), in either order, is passed in a floating-point register and an integer register, provided the floating-point real is no more than ABI_FLEN bits wide and the integer is no more than XLEN bits wide, and at least one floating-point argument register and at least one integer argument register is available.
RVA.2.58	2.2 (p.10)	R	If the struct is passed in this manner, and the integer is narrower than XLEN bits, the remaining bits are unspecified.
RVA.2.59	2.2 (p.11)	R	If the struct is not passed in this manner, then it is passed according to the integer calling convention.
RVA.2.60	2.2 (p.11)	R	Unions are never flattened and are always passed according to the integer calling convention.
RVA.2.61	2.2 (p.11)	R	Values are returned in the same manner as a first named argument of the same type would be passed.
RVA.2.62	2.2 (p.11)	R	Floating-point registers fs0-fs11 shall be preserved across procedure calls, provided they hold values no more than ABI_FLEN bits wide.
RVA.2.63	2.3 (p.11)	Н	ILP32E Calling Convention
RVA.2.64	2.3 (p.11)	С	RV32E is not a ratified base ISA and so we cannot guarantee the stability of ILP32E, in contrast with the rest of this document. This documents the current implementation in GCC as of the time of writing, but may be subject to change.
RVA.2.65	2.3 (p.11)	I	The ILP32E calling convention is designed to be usable with the RV32E ISA.
RVA.2.66	2.3 (p.11)	R	This calling convention is the same as the integer calling convention, except for the following differences. The stack pointer need only be aligned to a 32-bit boundary. Registers x16-x31 do not participate in the calling convention, so there are only six argument registers, a0-a5, only two callee-saved registers, s0-s1, and only three temporaries, t0-t2.
RVA.2.67	2.3 (p.11)	R	If used with an ISA that has any of the registers x16-x31 and f0-f31 , then these registers are considered temporaries.
RVA.2.68	2.3 (p.11)	R	The ILP32E calling convention is not compatible with ISAs that have registers that require load and store alignments of more than 32 bits. In particular, this calling convention must not be used with the D ISA extension.
RVA.2.69	2.4 (p.11)	Н	Named ABIs
RVA.2.70	2.4 (p.11)	1	This specification defines the following named ABIs:

ID	REFERENCE	TYPE	DEFINITION
RVA.2.71	2.4 (p.11)	I	ILP32 Integer calling-convention only, hardware floating-point calling convention is not used (i.e. ELFCLASS32 and EF_RISCV_FLOAT_ABI_SOFT).
RVA.2.72	2.4 (p.11)	I	ILP32F ILP32 with hardware floating-point calling convention for ABI_FLEN=32 (i.e. ELFCLASS32 and EF_RISCV_FLOAT_ABI_SINGLE).
RVA.2.73	2.4 (p.11)	I	ILP32D ILP32 with hardware floating-point calling convention for ABI_FLEN=64 (i.e. ELFCLASS32 and EF_RISCV_FLOAT_ABI_DOUBLE).
RVA.2.74	2.4 (p.11)	I	ILP32E ILP32E calling-convention only, hardware floating-point calling convention is not used (i.e. ELFCLASS32, EF_RISCV_FLOAT_ABI_SOFT, and EF_RISCV_RVE).
RVA.2.75	2.4 (p.12)	I	LP64 Integer calling-convention only, hardware floating-point calling convention is not used (i.e. ELFCLASS64 and EF_RISCV_FLOAT_ABI_SOFT).
RVA.2.76	2.4 (p.12)	I	LP64F LP64 with hardware floating-point calling convention for ABI_FLEN=32 (i.e. ELFCLASS64 and EF_RISCV_FLOAT_ABI_SINGLE).
RVA.2.77	2.4 (p.12)	I	LP64D LP64 with hardware floating-point calling convention for ABI_FLEN=64 (i.e. ELFCLASS64 and EF_RISCV_FLOAT_ABI_DOUBLE).
RVA.2.78	2.4 (p.12)	I	LP64Q LP64 with hardware floating-point calling convention for ABI_FLEN=128 (i.e. ELFCLASS64 and EF_RISCV_FLOAT_ABI_QUAD).
RVA.2.79	2.4 (p.12)	R	The ILP32* ABIs are only compatible with RV32* ISAs, and the LP64* ABIs are only compatible with RV64* ISAs.
RVA.2.80	2.4 (p.12)	I	A future version of this specification may define an ILP32 ABI for the RV64 ISA, but currently this is not a supported operating mode.
RVA.2.81	2.4 (p.12)	R	The *F ABIs require the *F ISA extension, the *D ABIs require the *D ISA extension, and the LP64Q ABI requires the Q ISA extension.
RVA.2.82	2.4 (p.12)	С	This means code targeting the Zfinx extension always uses the ILP32, ILP32E or LP64 integer calling-convention only ABIs as there is no dedicated hardware floating-point register file.
RVA.2.83	2.5 (p.11)	Н	Default ABIs
RVA.2.84	2.5 (p.11)	R	While various different ABIs are technically possible, for software compatibility reasons it is strongly recommended to use the following default ABIs for specific architectures: on RV32G ILP32D on RV64G LP64D
RVA.2.85	2.5 (p.11)	С	Although RV64GQ systems can technically use LP64Q, it is strongly recommended to use LP64D on general-purpose RV64GQ systems for compatibility with standard RV64G software.

CHAPTER 3 Calling Convention for System Calls

ID	REFERENCE	TYPE	DEFINITION
RVA.3.1	3.0 (p.13)	Н	Calling Convention for System Calls
RVA.3.2	3.0 (p.15)	1	The calling convention for system calls does not fall within the scope of this document. Please refer to the documentation of the RISC-V execution environment interface (e.g OS kernel ABI, SBI).

CHAPTER 4 C/C++ type details

ID	REFERENCE	TYPE	DEFINITION
RVA.4.1	4.0 (p.14)	Н	C/C++ type details
RVA.4.2	4.1 (p.14)	Н	C/C++ type sizes and alignments
RVA.4.3	4.1 (p.14)	I	There are two conventions for C/C++ type sizes and alignments.
RVA.4.4	4.1 (p.14)	Н	ILP32, ILP32F, ILP32D, and ILP32E
RVA.4.5	4.1 (p.14) Table 4	R	C/C++ type sizes and alignments for RV32

Туре	Size (Bytes)	Alignment (Bytes)
bool/_Bool	1	1
char	1	1
short	2	2
int	4	4
long	4	4
Long long	8	8
void*	4	4
_Float16	2	2
float	4	4
double	8	8
Long double	16	16
float_complex	8	4
double_complex	16	8
Long double_complex	32	16

RVA.4.6 4.1 (p.14) H LP64, LP64F, LP64D, and LP64Q RVA.4.7 4.1 (p.14) I C/C++ type sizes and alignments for RV64 Table 5

Туре	Size (Bytes)	Alignment (Bytes)
bool/_Bool	1	1
char	1	1
short	2	2
int	4	4
long	8	8
Long long	8	8
int128	16	16
void*	8	8
_Float16	2	2
float	4	4
double	8	8
Long double	16	16
float_complex	8	4
double_complex	16	8
Long double_complex	32	16

RVA.4.8 4.1 (p.14) R The alignment of **max_align_t** is 16 and **CHAR_BIT** is 8.

RVA.4.9 4.1 (p.14) R Structs and unions are aligned to the alignment of their most strictly aligned member. The size of any object is a multiple of its alignment.

Requirements List of RISC-V ABIs Specification, Document Version 1.0

ID	REFERENCE	TYPE	DEFINITION
RVA.4.10	4.2 (p.14)	Н	C/C++ type representations
RVA.4.11	4.2 (p.14)	R	char is unsigned.
RVA.4.12	4.2 (p.14)	R	Booleans (bool/_Bool) stored in memory or when being passed as scalar arguments are either 0 (false) or 1 (true).
RVA.4.13	4.2 (p.14)	R	_Complex types have the same layout as a struct containing two fields of the corresponding real type (float , double , or long double), with the first member holding the real part and the second member holding the imaginary part.
RVA.4.14	4.3 (p.14)	Н	va_list, va_start, and va_arg
RVA.4.15	4.3 (p.14)	R	The va_list type is void*.
RVA.4.16	4.3 (p.14)	R	A callee with variadic arguments is responsible for copying the contents of registers used to pass variadic arguments to the vararg save area, which must be contiguous with arguments passed on the stack.
RVA.4.17	4.3 (p.14)	R	The va_start macro initializes its va_list argument to point to the start of the vararg save area.
RVA.4.18	4.3 (p.14)	R	The va_arg macro will increment its va_list argument according to the size of the given type, taking into account the rules about 2×XLEN aligned arguments being passed in "aligned" register pairs.

Appendix A: Linux-specific ABI

ID	REFERENCE	TYPE	DEFINI	TION				
RVA.A.1	A.0 (p.16)	Н	Linux-s	Linux-specific ABI				
RVA.A.2	A.0 (p.16)	С		ection of the RISC-V ox-based systems.	calling convent	ion specification on	ly applies	
RVA.A.3	A.0 (p.16)	1	C librar	In order to ensure compatibility between different implementations of the C library for Linux, we provide some extra definitions which only apply on those systems. These are noted in this section.				
RVA.A.4	A.1 (p.16)	Н	Linux-s	pecific C type sizes ar	nd alignments			
RVA.A.5	A.1 (p.16)	R	The following definitions apply for all ABIs defined in this document. Here there is no differentiation between ILP32 and LP64 ABIs.					
RVA.A.6	A.1 (p.16) Table 6	R	Linux-specific C type sizes and alignments					
				Туре	Size (Bytes)	Alignment (Bytes)		
				wchar_t	4	4		
				wint_t	4	4		
RVA.A.7	A.2 (p.16)	Н	Linux-specific C type representations					
RVA.A.8	A.2 (p.16)	R		The following definitions apply for all ABIs defined in this document. Here there is no differentiation between ILP32 and LP64 ABIs.				
RVA.A.9	A.2 (p.16)	R	wchar_	_t is signed.				
RVA.A.10	A.2 (p.16)	R	wint_t	is unsigned.				

RISC-V ELF Specification

CHAPTER 5 Code models

ID	REFERENCE	TYPE	DEFINITION
RVA.5.1	5.0 (p.18)	Н	Code models
RVA.5.2	5.0 (p.18)	I	The RISC-V architecture constrains the addressing of positions in the address space. There is no single instruction that can refer to an arbitrary memory position using a literal as its argument. Rather, instructions exist that, when combined together, can then be used to refer to a memory position via its literal. And, when not, other data structures are used to help the code to address the memory space. The coding conventions governing their use are known as code models.
RVA.5.3	5.0 (p.18)	0	However, some code models can't access the whole address space. The linker may raise an error if it cannot adjust the instructions to access the target address in the current code model.
RVA.5.4	5.1 (p.18)	Н	Medium low code model
RVA.5.5	5.1 (p.18)	R	The medium low code model, or medlow , allows the code to address the whole RV32 address space or the lower 2 GiB and highest 2 GiB of the RV64 address space (0xFFFFFFFFFF800 \sim 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF
RVA.5.6	5.1 (p.18)	I	The following instructions show how to load a value, store a value, or calculate an address in the mediow code model. # Load value from a symbol lui a0, %hi(symbol) lw a0, %lo(symbol) (a0) # Store value to a symbol lui a0, %hi(symbol) sw a1, %lo(symbol) (a0) # Calculate address lui a0, %hi(symbol) addi a0, a0, %lo(symbol)
RVA.5.7	5.1 (p.18)	С	The ranges on RV64 are not 0x0 ~ 0x00000007FFFFFFF and 0xFFFFFFF80000000 ~ 0xFFFFFFFFFFFFFFFFFFFFFFFFFFFF
RVA.5.8	5.2 (p.19)	Н	Medium any code model

	-					
ID	REFERENCE	TYPE	DEFINITION			
RVA.5.9	5.2 (p.19)	R	the range betw and load / st when calculating	ny code model, or medany , allows the code to address reen -2 GiB and +2 GiB from its position. By using auipc core instructions, when referring to an object, or adding an address literal, for example, a signed 32-bit offset, value of the pc register, can be produced.		
RVA.5.10	5.2 (p.19)	I	As a special edge-case, undefined weak symbols must still be supported, whose addresses will be 0 and may be out of range depending on the address at which the code is linked. Any references to possibly-undefined weak symbols should be made indirectly through the GOT as is used for position-independent code. Not doing so is deprecated and a future version of this specification will require using the GOT, not just advise.			
RVA.5.11	5.2 (p.19)	С	the specification	This is not yet a requirement as existing toolchains predating this part of the specification do not adhere to this, and without improvements to linker relaxation support doing so would regress performance and code size.		
RVA.5.12	5.2 (p.19)	I		instructions show how to load a value, store a value, or ldress in the medany code model.		
			.Ltmp0:	# Load value from a symbol auipc a0, %pcrel hi(symbol)		
			• пешьо •	lw a0, %pcrel_lo(.Ltmp0)(a0)		
			.Ltmp1:	<pre># Store value to a symbol auipc a0, %pcrel hi(symbol)</pre>		
			-	<pre>sw a1, %pcrel_lo(.Ltmp1)(a0) # Calculate address</pre>		
			.Ltmp2:	auipc a0, %pcrel_hi(symbol) addi a0, a0, %pcrel_lo(.Ltmp2)		
RVA.5.13	5.2 (p.19)	С	suitable for El	enerated code is technically position independent, it's not LF shared libraries due to differing symbol interposition please use the medium position independent code model		
RVA.5.14	5.3 (p.19)	Н	Medium position	n independent code model		
RVA.5.15	5.3 (p.19)	R		similar to the medium any code model, but uses the global DT) for nonlocal symbol addresses.		
RVA.5.16		I	(example)	WT and analysis for any allowed a second and		
	p.20)		.Ltmp0:	<pre>#Load value from a local symbol auipc a0, %pcrel_hi(symbol) lw a0, %pcrel_lo(.Ltmp0)(a0) # Store value to a local symbol</pre>		
			.Ltmp1:	<pre>auipc a0, %pcrel_hi(symbol) sw a1, %pcrel_lo(.Ltmp1)(a0) # Calculate address of a local symbol</pre>		
			.Ltmp2:	<pre>auipc a0, %pcrel_hi(symbol) addi a0, a0, %pcrel_lo(.Ltmp2)</pre>		
			.Ltmp3:	<pre># Calculate address of non-local symbol auipc a0, %got_pcrel_hi(symbol) l[w d] a0, a0, %pcrel_lo(.Ltmp3)</pre>		

CHAPTER 6 Dynamic Linking

ID	REFERENCE	TYPE	DEFINITION
RVA.6.1	6.0 (p.21)	Н	Dynamic Linking
RVA.6.2	6.0 (p.21)	R	Any functions that use registers in a way that is incompatible with the calling convention of the ABI in use must be annotated with STO_RISCV_VARIANT_CC, as defined in Section 8.3.
RVA.6.3	6.0 (p.21)	С	Vector registers have a variable size depending on the hardware implementation and can be quite large. Saving/restoring all these vector arguments in a run-time linker's lazy resolver would use a large amount of stack space and hurt performance. STO_RISCV_VARIANT_CC attribute will require the run-time linker to resolve the symbol directly to prevent saving/restoring any vector registers.

CHAPTER 7 C++ Name Mangling

ID	REFERENCE	TYPE	DEFINITION
RVA.7.1	7.0 (p.22)	Н	C++ Name Mangling
RVA.7.2	7.0 (p.22)	R	C++ name mangling for RISC-V follows the <i>Itanium C++ ABI</i> † ; there are no RISC-V specific mangling rules.
RVA.7.3	7.0 (p.22)	I	See the "Type encodings" section in <i>Itanium C++ ABI</i> for more detail on how to mangle types.

^{† &}quot;Itanium C++ ABI" <u>itanium-cxx-abi.github.io/cxx-abi/</u>

CHAPTER 8 ELF Object Files

ID	REFERENCE	TYPE	DEFINITION				
RVA.8.1	8.0 (p.23)	Н	ELF Object Files				
RVA.8.2	8.0 (p.23)	R	The ELF object file format for RISC-V follows the <i>Generic System V Application Binary Interface</i> ‡ ("gABI"); this specification only describes RISC-V-specific definitions.				
RVA.8.3	8.1 (p.23)	Н	File Header				
RVA.8.4	8.1 (p.23)	I	The section below lists the defined RISC-V-specific values for several ELF header fields; any fields not listed in this section have no RISC-V-specific values.				
RVA.8.5	8.1 (p.23)	R	e_ident EI_CLASS Specifies the base ISA, either RV32 or RV64. Linking RV32 and RV64 code together is not supported. ELFCLASS64 ELF-64 Object File ELFCLASS32 ELF-32 Object File EI_DATA Specifies the endianness; either big-endian or little-endian. Linking big-endian and little-endian code together is not supported. ELFDATA2LSB Little-endian Object File ELFDATA2MSB Big-endian Object File				
RVA.8.6	8.1 (p.23)	R	e_machine Identifies the machine this ELF file targets. Always contains EM_RISCV (243) for RISC-V ELF files.				
RVA.8.7	8.1 (p.23) Table 7	R	e_flags Describes the format of this ELF file. These flags are used by the linker to disallow linking ELF files with incompatible ABIs together, table below shows the layout of e_flags, and flag details are listed below.				
			Bit 0 Bits 1-2 Bit 3 Bit 4 Bits 5-23 Bits 24-31				
			RVC Float ABI RVE TSO Reserved Non-standard extensions				
RVA.8.8	8.1 (p.23)	R	EF_RISCV_RVC (0x0001) This bit is set when the binary targets the C ABI, which allows instructions to be aligned to 16-bit boundaries (the base RV32 and RV64				

ISAs only allow 32-bit instruction alignment). When linking objects which specify EF_RISCV_RVC, the linker is permitted to use RVC instructions such as C.JAL in the linker relaxation process.

[&]quot;Generic System V Application Binary Interface" www.sco.com/developers/gabi/latest/contents.html

ID	REFERENCE	TYPE	DEFINITION
RVA.8.9	8.1 (p.23, p.24)	R	EF_RISCV_FLOAT_ABI_SINGLE (0x0000) EF_RISCV_FLOAT_ABI_SINGLE (0x0002) EF_RISCV_FLOAT_ABI_DOUBLE (0x0004) EF_RISCV_FLOAT_ABI_QUAD (0x0006) These flags identify the floating point ABI in use for this ELF file. They store the largest floating-point type that ends up in registers as part of the ABI (but do not control if code generation is allowed to use floating-point internally). The rule is that if you have a floating-point type in a register, then you also have all smaller floating-point types in registers. For example _DOUBLE would store "float" and "double" values in F registers, but would not store "long double" values in F registers. If none of the float ABI flags are set, the object is taken to use the soft-float ABI.
RVA.8.10	8.1 (p.24)	R	EF_RISCV_FLOAT_ABI (0x0006) This macro is used as a mask to test for one of the above floating-point ABIs, e.g., (e_flags & EF_RISCV_FLOAT_ABI) == EF_RISCV_FLOAT_ABI_DOUBLE
RVA.8.11	8.1 (p.24)	R	EF_RISCV_RVE (0x0008) This bit is set when the binary targets the E ABI.
RVA.8.12	8.1 (p.24)	R	EF_RISCV_TSO (0x0010) This bit is set when the binary requires the RVTSO memory consistency model.
RVA.8.13	8.1 (p.24)	R	Until such a time that the Reserved bits ($0 \times 00 \text{ffffe0}$) are allocated by future versions of this specification, they shall not be set by standard software. Non-standard extensions are free to use bits 24-31 for any purpose. This may conflict with other non-standard extensions.
RVA.8.14	8.1 (p.24)	С	There is no provision for compatibility between conflicting uses of the e_flags bits reserved for non-standard extensions, and many standard RISC-V tools will ignore them. Do not use them unless you control both the toolchain and the operating system, and the ABI differences are so significant they cannot be done with a .RISCV.attributes tag nor an ELF note, such as using a different syscall ABI.
RVA.8.15	8.1 (p.24)	Н	==== Policy for Merge Objects With Different File Headers
RVA.8.16	8.1 (p.24)	I	This section describe the behavior when the inputs files come with different file headers.
RVA.8.17	8.1 (p.24)	R	e_ident and e_machine should have exact same value otherwise linker should raise an error.
RVA.8.18	8.1 (p.24)	R	e_flags has different different policy for different fields: RVC Input file could have different values for the RVC field; the linker should set this field into EF_RISCV_RVC if any of the input objects has been set.
RVA.8.19	8.1 (p.24)	R	(e_flags has different different policy for different fields:) Float ABI Linker should report errors if object files of different value for float ABI field.
RVA.8.20	8.1 (p.25)	R	(e_flags has different different policy for different fields:) RVE Linker should report errors if object files of different value for RVE field.
RVA.8.21	8.1 (p.25)	R	(e_flags has different different policy for different fields:) TSO Linker should report errors if object files of different value for TSO field.

Requirements List of RISC-V ABIs Specification, Document Version 1.0

ID	REFERENCE	TYPE	DEFINITION			
RVA.8.22	8.1 (p.25)	С	The static linker may ignore the compatibility checks if all fields in the e_flags are zero and all sections in the input file are non-executable sections.			
RVA.8.23	8.2 (p.25)	Н	String Tables			
RVA.8.24	8.2 (p.25)	R	There are no RISC-V specific defin	nitions relating to ELF string tables.		
RVA.8.25	8.3 (p.25)	Н	Symbol Table			
RVA.8.26	8.3 (p.25)	R	st_other The lower 2 bits are used to specify a symbol's visibility. The remaining 6 bits have no defined meaning in the ELF gABI. We use the highest bit to mark functions that do not follow the standard calling convention for the ABI in use.			
RVA.8.27	8.3 (p.25) Table 8	R	(st_other) The defined processor-specific st_other flags are listed in table below.			
			Name	Mask		
			STO_RISCV_VARIANT_CC	0x80		
			See Chapter 6 for the meaning of	STO_RISCV_VARIANT_CC.		
RVA.8.28	8.3 (p.25)	R	global_pointer\$ must be exp	STO_RISCV_VARIANT_CC. orted in the dynamic symbol table of there are any GP-relative accesses		
RVA.8.28 RVA.8.29	8.3 (p.25) 8.4 (p.25)	R H	global_pointer\$ must be expedynamically-linked executables if	orted in the dynamic symbol table of		
	. ,		global_pointer\$ must be expedynamically-linked executables if present in the executable. Relocations RISC-V is a classical RISC archivord sized instruction immediate relocations on arbitrary memorelocations are designed for use sequences. RISC-V has several	orted in the dynamic symbol table of		

RVA.8.32 8.4 (p.25, p.26)

RVA.8.33-RVA.8.39 provides details of the RISC-V ELF relocations; the meaning of each column is given below:

Enum

The number of the relocation, encoded in the r info field

ELF Reloc Type

The name of the relocation, omitting the prefix of R RISCV.

Type

Whether the relocation is a static or dynamic relocation:

- A static relocation relocates a location in a relocatable file, processed by a static linker.
- A dynamic relocation relocates a location in an executable or shared object, processed by a run-time linker.
- Both: Some relocation types are used by both static relocations and dynamic relocations.

Field

Describes the set of bits affected by this relocation; see Section 8.4.2 for the definitions of the individual types

Calculation

Formula for how to resolve the relocation value; definitions of the symbols can be found in Section 8.4.1

Description

Additional information about the relocation

RVA.8.33 8.4 (p.26) R Table 9

Relocation types

Enum	ELF Reloc Type	Туре	Field / Calculation	Description
0	NONE	None		
1	32	Both	word32	32-bit relocation
			S+A	
2	64	Both	word64	64-bit relocation
			S+A	
3	RELATIVE	Dynamic	wordclass	Adjust a link address (A) to
			B+A	its load address (B + A)
4	COPY	Dynamic		Must be in executable; not allowed in shared library
5	JUMP_SLOT	Dynamic	wordclass	Indicates the symbol
			S	associated with S a PLT entry
6	TLS_DTPMOD32	Dynamic	word32	
			TLSMODULE	
7	TLS_DTPMOD64	Dynamic	word64	
			TLSMODULE	

RVA.8.34 8.4 (p.27) R (Relocation types)
Table 9

Enum	ELF Reloc Type	Туре	Field / Calculation	Description
8	TLS_DTPREL32	Dynamic	word32	
			S + A - TLS_DTV_OFFSET	
9	TLS_DTPREL64	Dynamic	word64	
			S + A - TLS_DTV_OFFSET	
10	TLS_TPREL32	Dynamic	word32	
			S + A + TLSOFFSET	
11	TLS_TPREL64	Static	word64	
			S + A + TLSOFFSET	
16	BRANCH	Static	В-Туре	12-bit PC-relative branch
			S+A-P	offset
17	JAL	Static	J-Type	20-bit PC-relative jump
			S+A-P	offset
18	CALL	Static	U+I-Type	Deprecated, please use
			S + A - P	PC-relative function S + A - P call, macros call , tail
19	CALL_PLT	Static	U+I-Type	32-bit PC-relative function
			S+A-P	call, macros call , tail (PIC)

RVA.8.35 8.4 (p.27) R (Relocation types)
Table 9

Enum	ELF Reloc Type	Туре	Field / Calculation	Description		
20	GOT_HI20	Static	U-Type	High 20 bits of 32-bit PC-		
			G+GOT+ A - P	relative GOT access, %got_pcrel_hi(symbol)		
21	TLS_GOT_HI20	Static	U-Type	High 20 bits of 32-bit PC-		
				relative TLS IE GOT access, macro la.tls.ie		
22	TLS_GD_HI20	Static	U-Type	High 20 bits of 32-bit PC-		
						relative TLS GD GOT reference, macro la.tls.gd
23	23 PCREL_HI20	Static	U-Type	High 20 bits of 32-bit PC-		
			S + A - P	relative reference, %pcrel_hi(symbol)		
24	4 PCREL_LO12_I	Static	I-type	Low 12 bits of a 32-bit PC-		
			S - P	relative, %pcrel_lo(address of %pcrel_hi), the addend must be 0		
25	PCREL_LO12_S	O12_S Static	S-type	Low 12 bits of a 32-bit PC-		
			S - P	relative, %pcrel_lo(address of %pcrel_hi), the addend must be 0		
26	HI20	Static	IU-type	High 20 bits of 32-bit		
			S + A	absolute address, %hi(symbol)		

RVA.8.36 8.4 (p.28) R (Relocation types)
Table 9

Enum	ELF Reloc Type	Туре	Field / Calculation	Description
27	LO12_I	Static	I-Type	Low 12 bits of 32-bit
			S + A	absolute address, %lo(symbol)
28	LO12_S	Static	S-Type	Low 12 bits of 32-bit
			S + A	absolute address, %lo(symbol)
29	TPREL_HI20	Static	U-Type	High 20 bits of TLS LE
				thread pointer offset, %tprel_hi(symbol)
30	TPREL_LO12_I	Static	I-Type	Low 12 bits of TLS LE
				thread pointer offset, %tprel_lo(symbol)
31	TPREL_LO12_S	Static	S-Type	Low 12 bits of TLS LE
				thread pointer offset, %tprel_lo(symbol)
32	TPREL_ADD	Static		TLS LE thread pointer
				usage, %tprel_add(symbol)
33	ADD8	Static	word8	8-bit label addition
			V + S + A	
34	ADD16	Static	word16	16-bit label addition
			V + S + A	

RVA.8.37 8.4 (p.28) R (R Table 9

(Relocation types)

Enum	ELF Reloc Type	Туре	Field / Calculation	Description
35	ADD32	Static	word32	32-bit label addition
			V + S + A	
36	ADD64	Static	word64	64-bit label addition
			V + S + A	
37	SUB8	Static	word8	8-bit label subtraction
			V - S - A	
38	SUB16	Static	word16	16-bit label subtraction
			V - S - A	
39	SUB32	Static	word32	32-bit label subtraction
			V - S - A	
40	SUB64	Static	word64	64-bit label subtraction
			V - S - A	
41-42	Reserved	-		Reserved for future
				standard use
43	ALIGN	Static		Alignment statement. The
				addend indicates the
				number of bytes occupied
				by nop instructions at the relocation offset. The
				alignment boundary is
				specified by the addend
				rounded up to the next
				power of two.

RVA.8.38 8.4 (p.29) R (Relocation types) Table 9

Enum	ELF Reloc Type	Type	Field / Calculation	Description
44	RVC_BRANCH	Static	СВ-Туре	8-bit PC-relative branch
			S + A - P	offset
45	RVC_JUMP	Static	CJ-Type	11-bit PC-relative jump
			S + A - P	offset
46	RVC_LUI	Static	CI-Type	High 6 bits of 18-bit
			S + A	absolute address
47-50	Reserved	-		Reserved for future
				standard use
51	RELAX	Static		Instruction can be relaxed,
				paired with a normal relocation at the same
				address
52	SUB6	Static	word6	Local label subtraction
			V - S - A	
53	SET6	Static	word6	Local label assignment
			S + A	
54	SET8	Static	word8	Local label assignment
			S + A	

RVA.8.39 8.4 (p.29) R (Relocation types) Table 9

Enum	ELF Reloc Type	Туре	Field / Calculation	Description
55	SET16	Static	word16	Local label assignment
56	SET32	Static	word32	Local label assignment
57	32_PCREL	Static	word32	32-bit PC relative
58	IRELATIVE	Dynamic	wordclass	Relocation against a non-
			ifunc_resolver (B +A)	preemptible ifunc symbol
59-	Reserved	Static		Reserved for future
191				standard use
192- 255	Reserved	Static		Reserved for nonstandard ABI extensions

RVA.8.40 8.4 (p.29) O Nonstandard extensions are free to use relocation numbers 192-255 for any purpose. These relocations may conflict with other nonstandard extensions.

RVA.8.41 8.4 (p.29) I This section and later ones contain fragments written in assembler. The

p.29) I This section and later ones contain fragments written in assembler. The precise assembler syntax, including that of the relocations, is described in the RISC-V Assembly Programmer's Manual §.

RVA.8.42 8.4.1 (p.30) H Calculation Symbols

^{§ &}quot;RISC-V Assembly Programmer's Manual" github.com/riscv-non-isa/riscv-asm-manual

RVA.8.43 8.4.1 (p.30) R Variables used in relocation calculation Table 10

Variable	Description
Α	Addend field in the relocation entry associated with the symbol
В	Base address of a shared object loaded into memory
G	Offset of the symbol into the GOT (Global Offset Table)
GOT	Address of the GOT (Global Offset Table)
Р	Position of the relocation
S	Value of the symbol in the symbol table
V	Value at the position of the relocation
GP	Value of global_pointer\$ symbol
TLSMODULE	TLS module index for the object containing the symbol
TLSOFFSET	TLS static block offset (relative to tp) for the object containing the symbol

RVA.8.44 8.4.1 (p.30) R

Global Pointer: It is assumed that program startup code will load the value of the **__global_pointer\$** symbol into register **gp** (aka **x3**).

RVA.8.45 8.4.2 (p.30)

Field Symbols

Η

R

RVA.8.46 8.4.1 (p.30) Table 11 Variables used in relocation fields

Variable	Description
word6	Specifies the 6 least significant bits of a word8 field
word8	Specifies an 8-bit word
word16	Specifies a 16-bit word
word32	Specifies a 32-bit word
word64	Specifies a 64-bit word
wordclass	Specifies a word32 field for ILP32 or a word64 field for LP64
В-Туре	Specifies a field as the immediate field in a B-type instruction
CB-Type	Specifies a field as the immediate field in a CB-type instruction
CI-Type	Specifies a field as the immediate field in a CI-type instruction
CJ-Type	Specifies a field as the immediate field in a CJ-type instruction
I-Type	Specifies a field as the immediate field in an I-type instruction
S-Type	Specifies a field as the immediate field in an S-type instruction
U-Type	Specifies a field as the immediate field in an U-type instruction
J-Type	Specifies a field as the immediate field in a J-type instruction
U+I-Type	Specifies a field as the immediate fields in a U-type and I-type instruction pair

RVA.8.47 8.4.3 (p.31)

Constants

Н

R

Н

RVA.8.48 8.4.3 (p.31) Table 12 Constants used in relocation fields

Name	Value
TLS_DTV_OFFSET	0x800

RVA.8.49 8.4.4 (p.31)

Absolute Addresses

RVA.8.50 8.4.4 (p.31) R

32-bit absolute addresses in position dependent code are loaded with a pair of instructions which have an associated pair of relocations: R_RISCV_HI20 plus R_RISCV_LO12_I or R_RISCV_LO12_S.

ID	REFERENCE	TYPE	DEFINITION
RVA.8.51	8.4.4 (p.31)	R	The R_RISCV_HI20 refers to an LUI instruction containing the high 20-bits to be relocated to an absolute symbol address. The LUI instruction is used in conjunction with one or more I-Type instructions (add immediate or load) with R_RISCV_LO12_I relocations or S-Type instructions (store) with R_RISCV_LO12_S relocations. The addresses for pair of relocations are calculated like this: HI20 (symbol_address + 0x800) >> 12 LO12 symbol_address
RVA.8.52	8.4.4 (p.31)	I	The following assembly and relocations show loading an absolute address: lui a0, %hi(symbol) # R_RISCV_HI20 (symbol) addi a0, a0, %lo(symbol) # R_RISCV_LO12_I (symbol)
RVA.8.53	8.4.5 (p.31)	Н	Global Offset Table
RVA.8.54	8.4.5 (p.31)	R	For position independent code in dynamically linked objects, each shared object contains a GOT (Global Offset Table), which contains addresses of global symbols (objects and functions) referred to by the dynamically linked shared object.
RVA.8.55	8.4.5 (p.31)	R	The GOT in each shared library is filled in by the dynamic linker during program loading, or on the first call to extern functions.
RVA.8.56	8.4.5 (p.31)	R	To avoid dynamic relocations within the text segment of position independent code the GOT is used for indirection. Instead of code loading virtual addresses directly, as can be done in static code, addresses are loaded from the GOT. This allows runtime binding to external objects and functions at the expense of a slightly higher runtime overhead for access to extern objects and functions.
RVA.8.57	8.4.6 (p.32)	Н	Program Linkage Table
RVA.8.58	8.4.6 (p.32)	R	The PLT (Program Linkage Table) exists to allow function calls between dynamically linked shared objects.
RVA.8.59	8.4.6 (p.32)	R	Each dynamic object has its own GOT (Global Offset Table) and PLT (Program Linkage Table).
RVA.8.60	8.4.6 (p.32)	R	The first entry of a shared object PLT is a special entry that calls <code>_dl_runtime_resolve</code> to resolve the GOT offset for the called function. The <code>_dl_runtime_resolve</code> function in the dynamic loader resolves the GOT offsets lazily on the first call to any function, except when <code>LD_BIND_NOW</code> is set in which case the GOT entries are populated by the dynamic linker before the executable is started. Lazy resolution of GOT entries is intended to speed up program loading by deferring symbol resolution to the first time the function is called.
RVA.8.61	8.4.6 (p.32)	1	The first entry in the PLT occupies two 16 byte entries: 1: auipc t2, %pcrel_hi(.got.plt) sub t1, t1, t3 # shifted .got.plt offset+hdr size+12 1[w d] t3, %pcrel_lo(1b)(t2) # _dl_runtime_resolve addi t1, t1, -(hdr size+12) # shifted .got.plt offset addi t0, t2, %pcrel_lo(1b) # &.got.plt srli t1, t1, log2(16/PTRSIZE) # .got.plt offset 1[w d] t0, PTRSIZE(t0) # link map jr t3
RVA.8.62	8.4.6 (p.32)	R	Subsequent function entry stubs in the PLT take up 16 bytes and load a function pointer from the GOT.

ID	REFERENCE	TYPE	DEFINITION
RVA.8.63	8.4.6 (p.32)	I	On the first call to a function, the entry redirects to the first PLT entry which calls _dl_runtime_resolve and fills in the GOT entry for subsequent calls to the function: 1: auipc t3, %pcrel_hi(function@.got.plt) 1[w d] t3, %pcrel_lo(1b) (t3) jalr t1, t3 nop
RVA.8.64	8.4.7 (p.32)	Н	Procedure Calls
RVA.8.65	8.4.7 (p.32)	R	R_RISCV_CALL and R_RISCV_CALL_PLT relocations are associated with pairs of instructions (AUIPC+JALR) generated by the CALL or TAIL pseudoinstructions. Originally, these relocations had slightly different behavior, but that has turned out to be unnecessary, and they are now interchangeable, R_RISCV_CALL is deprecated, suggest using R_RISCV_CALL_PLT instead.
RVA.8.66	8.4.7 (p.32)	R	With linker relaxation enabled, the AUIPC instruction in the AUIPC+JALR pair has both a R_RISCV_CALL or R_RISCV_CALL_PLT relocation and an R_RISCV_RELAX relocation indicating the instruction sequence can be relaxed during linking.
RVA.8.67	8.4.7 (p.32)	R	Procedure call linker relaxation allows the AUIPC+JALR pair to be relaxed to the JAL instruction when the procedure or PLT entry is within (-1MiB to +1MiB-2) of the instruction pair.
RVA.8.68	8.4.7 (p.32, p.33)	I	The pseudoinstruction: call symbol call symbol@plt expands to the following assembly and relocation: # R_RISCV_CALL (symbol), R_RISCV_RELAX (symbol) auipc ra, 0 jalr ra, ra, 0 and when symbol has an @plt suffix it expands to: # R_RISCV_CALL_PLT (symbol), R_RISCV_RELAX (symbol) auipc ra, 0 jalr ra, ra, 0
RVA.8.69	8.4.8 (p.33)	Н	PC-Relative Jumps and Branches
RVA.8.70	8.4.8 (p.33)	R	Unconditional jump (J-Type) instructions have a R_RISCV_JAL relocation that can represent an even signed 21-bit offset (-1MiB to +1MiB-2).
RVA.8.71	8.4.8 (p.33)	R	Branch (SB-Type) instructions have a R_RISCV_BRANCH relocation that can represent an even signed 13-bit offset (-4096 to +4094).
RVA.8.72	8.4.9 (p.33)	Н	PC-Relative Symbol Addresses
RVA.8.73	8.4.9 (p.33)	R	32-bit PC-relative relocations for symbol addresses on sequences of instructions such as the AUIPC+ADDI instruction pair expanded from the la pseudoinstruction, in position independent code typically have an associated pair of relocations: R_RISCV_PCREL_HI20 plus R_RISCV_PCREL_LO12_I or R_RISCV_PCREL_LO12_S.
RVA.8.74	8.4.9 (p.33)	R	The R_RISCV_PCREL_HI20 relocation refers to an AUIPC instruction containing the high 20-bits to be relocated to a symbol relative to the program counter address of the AUIPC instruction. The AUIPC instruction is used in conjunction with one or more I-Type instructions (add immediate or load) with R_RISCV_PCREL_LO12_I relocations or S-Type instructions (store) with R_RISCV_PCREL_LO12_S relocations.

ID	REFERENCE	TYPE	DEFINITION
RVA.8.75	8.4.9 (p.33)	R	The R_RISCV_PCREL_LO12_I or R_RISCV_PCREL_LO12_S relocations contain a label pointing to an instruction in the same section with an R_RISCV_PCREL_HI20 relocation entry that points to the target symbol: • At label: R_RISCV_PCREL_HI20 relocation entry \rightarrow symbol • R_RISCV_PCREL_LO12_I relocation entry \rightarrow label
RVA.8.76	8.4.9 (p.33, p.34)	R	To get the symbol address to perform the calculation to fill the 12-bit immediate on the add, load or store instruction the linker finds the R_RISCV_PCREL_HI20 relocation entry associated with the AUIPC instruction. The addresses for pair of relocations are calculated like this: HI20 (symbol_address - hi20_reloc_offset + 0x800) >> 12 LO12 symbol_address - hi20_reloc_offset
RVA.8.77	8.4.9 (p.34)	R	The successive instruction has a signed 12-bit immediate so the value of the preceding high 20-bit relocation may have 1 added to it.
RVA.8.78	8.4.9 (p.34)	R	Note the compiler emitted instructions for PC-relative symbol addresses are not necessarily sequential or in pairs. There is a constraint is that the instruction with the R_RISCV_PCREL_LO12_I or R_RISCV_PCREL_LO12_S relocation label points to a valid HI20 PC-relative relocation pointing to the symbol.
RVA.8.79	8.4.9 (p.34)	I	<pre>Here is example assembler showing the relocation types: label: # R_RISCV_PCREL_HI20 (symbol) auipc t0, %pcrel_hi(symbol) lui t1, 1 # R_RISCV_PCREL_LO12_I (label) lw t2, t0, %pcrel_lo(label) add t2, t2, t1 # R_RISCV_PCREL_LO12_S (label) sw t2, t0, %pcrel_lo(label)</pre>
RVA.8.80	8.4.10 (p.34)	Н	Relocation for Alignment
RVA.8.81	8.4.10 (p.34)	R	The relocation type R_RISCV_ALIGN marks a location that must be aligned to N-bytes, where N is the smallest power of two that is greater than the value of the addend field, e.g. R_RISCV_ALIGN with addend value 2 means align to 4 bytes, R_RISCV_ALIGN with addend value 4 means align to 8 bytes; this relocation is only required if the containing section has any R_RISCV_RELAX relocations, R_RISCV_ALIGN points to the beginning of the padding bytes, and the instruction that actually needs to be aligned is located at the point of R_RISCV_ALIGN plus its addend.
RVA.8.82	8.4.10 (p.34)	R	To ensure the linker can always satisfy the required alignment solely by deleting bytes, the compiler or assembler must emit a R_RISCV_ALIGN relocation and then insert N - [IALIGN] padding bytes before the location where we need to align, it could be mark by an alignment directive like .align , .p2align or .balign or emit by compiler directly, the addend value of that relocation is the number of padding bytes.
RVA.8.83	8.4.10 (p.34)	R	The compiler and assembler must ensure padding bytes are valid instructions without any side-effect like nop or c.nop , and make sure those instructions are aligned to IALIGN if possible.
RVA.8.84	8.4.10 (p.34)	R	The linker may remove part of the padding bytes at the linking process to meet the alignment requirement, and must make sure those padding bytes still are valid instructions and each instruction is aligned to at least IALIGN byte.

ID	REFERENCE	TYPE	DEFINITION
RVA.8.85	8.4.10 (p.34)	I	Here is example to showing how R_RISCV_ALIGN is used: 0x0 c.nop # R_RISCV_ALIGN with addend 2 0x2 add t1, t2, t3 # This inst. must align to 4 byte.
RVA.8.86	8.4.10 (p.35)	С	R_RISCV_ALIGN relocation is needed because linker relaxation can shrink preceding code during the linking process, which may cause an aligned location to become mis-aligned.
RVA.8.87	8.4.10 (p.35)	С	IALIGN means the instruction-address alignment constraint. IALIGN is 4 bytes in the base ISA, but some ISA extensions, including the compressed ISA extension, relax IALIGN to 2 bytes. IALIGN may not take on any value other than 4 or 2. This term is also defined in <i>The RISC-V Instruction Set Manual</i> with a similar meaning, the only difference being it is specified in terms of the number of bits instead of the number of bytes.
RVA.8.88	8.4.10 (p.35)	С	<pre>Here is pseudocode to decide the alignment of R_RISCV_ALIGN relocation: # input: # addend: addend value of relocation # with R_RISCV_ALIGN type. # output: # Alignment of this relocation. def align(addend): ALIGN = 1 while addend >= ALIGN: ALIGN *= 2 return ALIGN</pre>
RVA.8.89	8.5 (p.35)	Н	Thread Local Storage
RVA.8.90	8.5 (p.35)	R	RISC-V adopts the ELF Thread Local Storage Model in which ELF objects define .tbss and .tdata sections and PT_TLS program headers that contain the TLS "initialization images" for new threads.
RVA.8.91	8.5 (p.35)	R	The .tbss and .tdata sections are not referenced directly like regular segments, rather they are copied or allocated to the thread local storage space of newly created threads. See ELF Handling For Thread-Local Storage ".
RVA.8.92	8.5 (p.35)	R	In The ELF Thread Local Storage Model, TLS offsets are used instead of pointers.
RVA.8.93	8.5 (p.35)	R	The ELF TLS sections are initialization images for the thread local variables of each new thread.
RVA.8.94	8.5 (p.35)	R	A TLS offset defines an offset into the dynamic thread vector which is pointed to by the TCB (Thread Control Block). RISC-V uses Variant I as described by the ELF TLS specification, with tp containing the address one past the end of the TCB.
RVA.8.95	8.5 (p.35)	I	There are various thread local storage models for statically allocated or dynamically allocated thread local storage.
RVA.8.96	8.5 (p.35) Table 13	R	Table below lists the thread local storage models:
			Mnemonic Model TLS LE

willelilollic	Wiodei	IL3 LE
Local Exec	TLS IE	Initial Exec
TLS LD	Local Dynamic	TLS GD

^{** &}quot;ELF Handling For Thread-Local Storage" www.akkadia.org/drepper/tls.pdf, Ulrich Drepper

ID	REFERENCE	TYPE	DEFINITION
RVA.8.97	8.5 (p.36)	R	The program linker in the case of static TLS or the dynamic linker in the case of dynamic TLS allocate TLS offsets for storage of thread local variables.
RVA.8.98	8.5 (p.36)	С	Global Dynamic model is also known as General Dynamic model.
RVA.8.99	8.5.1 (p.36)	Н	Local Exec
RVA.8.100	8.5.1 (p.36)	R	Local exec is a form of static thread local storage. This model is used when static linking as the TLS offsets are resolved during program linking.
RVA.8.101	8.5.1 (p.36)	R	Variable attribute((tls_model("local-exec")));
RVA.8.102	8.5.1 (p.36)	I	Example assembler load and store of a thread local variable i using the %tprel_hi, %tprel_add and %tprel_lo assembler functions. The emitted relocations are in comments. # R_RISCV_TPREL_HI20 (symbol) lui a5, %tprel_hi(i) # R_RISCV_TPREL_ADD (symbol) add a5, a5, tp, %tprel_add(i) # R_RISCV_TPREL_LO12_I (symbol) lw t0, %tprel_lo(i) (a5) addi t0, t0, 1 # R_RISCV_TPREL_LO12_S (symbol) sw t0, %tprel_lo(i) (a5)
RVA.8.103	8.5.1 (p.36)	1	The %tprel_add assembler function does not return a value and is used purely to associate the R_RISCV_TPREL_ADD relocation with the add instruction.
RVA.8.104	8.5.2 (p.36)	Н	Initial Exec
RVA.8.105	8.5.2 (p.36)	I	Initial exec is is a form of static thread local storage that can be used in shared libraries that use thread local storage.
RVA.8.106	8.5.2 (p.36)	R	TLS relocations are performed at load time.
RVA.8.107	8.5.2 (p.36)	I	dlopen calls to libraries that use thread local storage may fail when using the initial exec thread local storage model as TLS offsets must all be resolved at load time.
RVA.8.108	8.5.2 (p.36)	R	This model uses the GOT to resolve TLS offsets.
RVA.8.109	8.5.2 (p.36)	R	Variable attribute((tls_model("initial-exec")));
RVA.8.110	8.5.2 (p.36)	R	ELF flags DF_STATIC_TLS
RVA.8.111	8.5.2 (p.36, p.37)	I	Example assembler load and store of a thread local variable i using the la.tls.ie pseudoinstruction, with the emitted TLS relocations in comments: la.tls.ie a5, i add a5, a5, tp lw t0,0(a5) addi t0,t0,1 sw t0,0(a5) The assembler pseudoinstruction: la.tls.ie a5, symbol expands to the following assembly instructions and relocations: label: auipc a5, 0 # R_RISCV_TLS_GOT_HI20 (symbol) {ld,lw} a5, 0(a5) # R_RISCV_PCREL_LO12_I (label)

ID	REFERENCE	TYPE	DEFINITION
RVA.8.112	8.5.3 (p.37)	Н	Global Dynamic
RVA.8.113	8.5.3 (p.37)	1	RISC-V local dynamic and global dynamic TLS models generate equivalent object code.
RVA.8.114	8.5.3 (p.37)	R	The Global dynamic thread local storage model is used for PIC Shared libraries and handles the case where more than one library uses thread local variables, and additionally allows libraries to be loaded and unloaded at runtime using dlopen .
RVA.8.115	8.5.3 (p.37)	R	In the global dynamic model, application code calls the dynamic linker function tls_get_addr to locate TLS offsets into the dynamic thread vector at runtime.
RVA.8.116	8.5.3 (p.37)	R	Variable attribute((tls_model("global-dynamic")));
RVA.8.117	8.5.3 (p.37, p.38)	l	Example assembler load and store of a thread local variable i using the la.tls.gd pseudoinstruction, with the emitted TLS relocations in comments: la.tls.gd a0,i calltls_get_addr@plt mv a5,a0 lw t0,0(a5) addi t0,t0,1 sw t0,0(a5) The assembler pseudoinstruction: la.tls.gd a0,symbol expands to the following assembly instructions and relocations: label: auipc a0,0 # R_RISCV_TLS_GD_HI20 (symbol) addi a0,a0,0 # R_RISCV_PCREL_LO12_I (label)
RVA.8.118	8.5.3 (p.38)	l	<pre>In the Global Dynamic model, the runtime library provides thetls_get_addr function: extern void *tls_get_addr (tls_index *ti); where the type tls_index is defined as: typedef struct { unsigned long int ti_module; unsigned long int ti_offset; } tls_index;</pre>
RVA.8.119	8.6 (p.38)	Н	Sections
RVA.8.120	8.6.1 (p.38)	Н	Section Types
RVA.8.121	8.6.1 (p.38) Table 14	R	The defined processor-specific section types are listed in the table below
			Name Value Attributes
			SHT_RISCV_ATTRIBUTES 0x70000003 none
	8.6.2 (p.38)	Н	Special Sections
RVA.8.123	8.6.2 (p.38) Table 15	R	The table below lists the special sections defined by this ABI.
			Name Type Attributes
			_riscv.attributes SHT_RISCV_ATTRIBUTES none
	8.6.2 (p.38)	R	riscv.attributes names a section that contains RISC-V ELF attributes.
RVA.8.125	8.7 (p.38)	Н	Program Header Table

ID	REFERENCE	TYPE	DEFINITION				
RVA.8.126	8.7 (p.38) Table 16	R	The defined processor-spe below	ecific segm	nent ty	vpes are liste	ed in the table
			Name	Value	•	Mear	ning
			PT_RISCV_ATTRIBUTES	0x700000	003 R	ISC-V ELF attı	ribute section.
RVA.8.127	8.7 (p.39)	R	PT_RISCV_ATTRIBUTES attribute section.	describes	the	location of	RISC-V ELF
RVA.8.128	8.8 (p.39)	Н	Note Sections				
RVA.8.129	8.8 (p.39)	R	There are no RISC-V speci	fic definitio	ns rela	iting to ELF n	ote sections.
RVA.8.130	8.9 (p.39)	Н	Dynamic Section				
RVA.8.131	8.9 (p.39) Table 17	R	The defined processor-spe below	cific dynam	ic arra	ny tags are lis	ted in the table
			Name	Value	d_un	Executable	Shared Object
			DT_RISCV_VARIANT_CC 0	x70000001	d_val	Platform specific	Platform specific
RVA.8.132	8.9 (p.39)	R	An object must have the dy one or more R_RISCV_JL the STO_RISCV_VARIANT	JMP_SLOT	reloc	SCV_VARIA ations agains	NT_CC if it has st symbols with
RVA.8.133	8.9 (p.39)	R	DT_INIT and DT_FINI are avoided in favour of DT_TINI_ARRAY.				
RVA.8.134	8.10 (p.39)	Н	Hash Table				
RVA.8.135	8.10 (p.39)	R	There are no RISC-V speci	fic definitio	ns rela	iting to ELF h	ash tables.
RVA.8.136	8.11 (p.39)	Н	Attributes				
RVA.8.137	8.11 (p.39)	1	Attributes are used to reco				t file/binary that
RVA.8.138	8.11 (p.39)	R	Attributes are encoded SHT_RISCV_ATTRIBUTES				ction of type
RVA.8.139	8.11 (p.39)	R	The value of an attribute of format or a null-terminated				in the uleb128
RVA.8.140	8.11 (p.39)	R	RISC-V attributes have a sinteger value if the tag num			tag number	is odd and an
RVA.8.141	8.11.1 (p.39)	Н	List of attributes				

RVA.8.142 8.11.1 (p.39) R RISC-V attributes Table 18

Tag	Value	Parameter Type	Description
Tag_RISCV_stack_align	4	uleb128	Indicates the stack alignment requirement in bytes.
Tag_RISCV_arch	5	NTBS	Indicates the target architecture of this object.
Tag_RISCV_unaligned_access	6	uleb128	Indicates whether to impose unaligned memory accesses in code generation.
Tag_RISCV_priv_spec	8	uleb128	Deprecated , indicates the major version of the privileged specification.
Tag_RISCV_priv_spec_minor	10	uleb128	Deprecated , indicates the minor version of the privileged specification.
Tag_RISCV_priv_spec_revision	12	uleb128	Deprecated , indicates the revision version of the privileged specification.
Reserved for non-standard attribute	>= 32768	_	-

RVA.8.143	8.11.2 (p.39)	Н	Detailed attribute description
RVA.8.144	8.11.2 (p.39)	Н	How does this specification describe public attributes?
RVA.8.145	8.11.2 (p.39)	R	Each attribute is described in the following structure: <tag name="">, <value>, <parameter 1="" type="">=<parameter 1="" name="">[, <parameter 2="" type="">=<parameter 2="" name="">]</parameter></parameter></parameter></parameter></value></tag>
RVA.8.146	8.11.2 (p.39)	Н	Tag_RISCV_stack_align, 4, uleb128=value
RVA.8.147	8.11.2 (p.39)	R	Tag_RISCV_stack_align records the N-byte stack alignment for this object. The default value is 16 for RV32I or RV64I, and 4 for RV32E.
RVA.8.148	8.11.2 (p.39)	R	Merge Policy The linker should report erros if link object files with different Tag_RISCV_stack_align values
RVA.8.149	8.11.2 (p.39)	Н	Tag_RISCV_arch, 5, NTBS=subarch
RVA.8.150	8.11.2 (p.39)	R	Tag_RISCV_arch contains a string for the target architecture taken from the option -march . Different architectures will be integrated into a superset when object files are merged.
RVA.8.151	8.11.2 (p.39)	R	Tag_RISCV_arch should be recorded in lowercase, and all extensions should be separated by underline(_).
RVA.8.152	8.11.2 (p.39)	R	Note that the version information for target architecture must be presented explicitly in the attribute and abbreviations must be expanded.
RVA.8.153	8.11.2 (p.39)	R	The version information, if not given by $\mbox{-march},$ must agree with the default specified by the tool.

ID R	REFERENCE	TYPE	DEFINITION
RVA.8.154 8.	3.11.2 (p.39)	I	For example, the architecture ${\bf rv32i}$ has to be recorded in the attribute as ${\bf rv32i2p1}$ in which ${\bf 2p1}$ stands for the default version of its based ISA. On the other hand, the architecture ${\bf rv32g}$ has to be presented as ${\bf rv32i2p1_m2p0_a2p1_f2p2_d2p2_zicsr2p0_zifencei2p0}$ in which the abbreviation ${\bf g}$ is expanded to the ${\bf imafd_zicsr_zifencei}$ combination with default versions of the standard extensions.
RVA.8.155 8.	3.11.2 (p.41)	R	The toolchain should normalized the architecture string into canonical order which defined in <i>The RISC-V Instruction Set Manual, Volume I: User-Level ISA, Document</i> ^{††} , expanded with all required extension and should add shorthand extension into architecture string if all expanded extensions are included in architecture string.
RVA.8.156 8.	.11.2 (p.41)	С	A shorthand extension is an extension that does not define any actual instructions, registers or behavior, but requires other extensions, such as the zks extension, which is defined in the cryptographic extension, zks extension is shorthand for zbkb , zbkc , zbkx , zksed and zksh , so the toolchain should normalize rv32i_zbkb_zbkc_zbkx_zksed_zksh to rv32i_zbkb_zbkc_zbkx_zks_zksed_zksh ; g is an exception and does not apply to this rule.
RVA.8.157 8.	3.11.2 (p.39)	R	Merge Policy The linker should merge the different architectures into a superset when object files are merged, and should report errors if the merge result contains conflict extensions. This specification does not mandate rules on how to merge ISA strings that refer to different versions of the same ISA extension. The suggested merge rules are as follows: • Merge versions into the latest version of all input versions that are ratified without warning or error. • The linker should emit a warning or error if input versions have different versions and any extension versions are not ratified. • The linker may report a warning or error if it detects incompatible versions, even if it's ratified.
RVA.8.158 8.	3.11.2 (p.41)	С	Example of conflicting merge result: RV32IF and RV32IZfinx will be merged into RV32IFZfinx, which is an invalid architecture since F and Zfinx conflict.
RVA.8.159 8.	.11.2 (p.41)	Н	Tag_RISCV_unaligned_access, 6, uleb128=value
RVA.8.160 8.	.11.2 (p.41)	I	Tag_RISCV_unaligned_access denotes the code generation policy for this object file.
RVA.8.161 8.	3.11.2 (p.41)	R	Its values are defined as follows: 0 This object does not perform any unaligned memory accesses. 1 This object may perform unaligned memory accesses.
RVA.8.162 8.	.11.2 (p.41)	R	Merge policy Input file could have different values for the Tag_RISCV_unaligned_access; the linker should set this field into 1 if any of the input objects has been set.
RVA.8.163 8.	.11.2 (p.41)	Н	Tag_RISCV_priv_spec, 8, uleb128=version
RVA.8.164 8.	.11.2 (p.41)	Н	Tag_RISCV_priv_spec_minor, 10, uleb128=version
RVA.8.165 8.	.11.2 (p.42)	Н	Tag_RISCV_priv_spec_revision, 12, uleb128=version

^{†† &}quot;The RISC-V Instruction Set Manual, Volume I: User-Level ISA, Document", Editors Andrew Waterman and Krste Asanovi´c, RISC-V International.

Requirements List of RISC-V ABIs Specification, Document Version 1.0

ID	REFERENCE	TYPE	DEFINITION
RVA.8.166	8.11.2 (p.42)	С	Those three attributes are deprecated since RISC-V using extensions with version rather than a single privileged specification version scheme for privileged ISA.
RVA.8.167	8.11.2 (p.42)	1	Tag_RISCV_priv_spec contains the major/minor/revision version information of the privileged specification.
RVA.8.168	8.11.2 (p.42)	R	Merge policy The linker should report errors if object files of different privileged specification versions are merged.

CHAPTER 9 Linker Relaxation

ID	REFERENCE	TYPE	DEFINITION
RVA.9.1	9.0 (p.43)	Н	Linker Relaxation
RVA.9.2	9.0 (p.43)	1	At link time, when all the memory objects have been resolved, the code sequence used to refer to them may be simplified and optimized by the linker by relaxing some assumptions about the memory layout made at compile time.
RVA.9.3	9.0 (p.43)	I	Some relocation types, in certain situations, indicate to the linker where this can happen. Additionally, some relocation types indicate to the linker the associated parts of a code sequence that can be thusly simplified, rather than to instruct the linker how to apply a relocation.
RVA.9.4	9.0 (p.43)	R	The linker should only perform such relaxations when a R_RISCV_RELAX relocation is at the same position as a candidate relocation.
RVA.9.5	9.0 (p.43)	R	As this transformation may delete bytes (and thus invalidate references that are commonly resolved at compile-time, such as intra-function jumps), code generators must in general ensure that relocations are always emitted when relaxation is enabled.
RVA.9.6	9.1 (p.43)	Н	Linker Relaxation Types
RVA.9.7	9.1 (p.43)	I	The purpose of this section is to describe all types of linker relaxation, the linker may implement a part of linker relaxation type, and can be skipped the relaxation type is unsupported.
RVA.9.8	9.1 (p.43)	R	Each candidate relocation might fit more than one relaxation type, the linker should only apply one relaxation type.
RVA.9.9	9.1 (p.43)	R	In the linker relaxation optimization, we introduce a concept called relocation group; a relocation group consists of 1) relocations associated with the same target symbol and can be applied with the same relaxation, or 2) relocations with the linkage relationship (e.g. R_RISCV_PCREL_LO12_S linked with a R_RISCV_PCREL_HI20); all relocations in a single group must be present in the same section, otherwise will split into another relocation group.
RVA.9.10	9.1 (p.43)	R	Every relocation group must apply the same relaxation type, and the linker should not apply linker relaxation to only part of the relocation group.
RVA.9.11	9.1 (p.43)	С	Applying relaxation on the part of the relocation group might result in a wrong execution result; for example, a relocation group consists of lui t0, 0 # R_RISCV_HI20 (foo), lw t1, 0(t0) # R_RISCV_LO12_I (foo), and we only apply global pointer relaxation on first instruction, then remove that instruction, and didn't apply relaxation on the second instruction, which made the load instruction reference to an unspecified address.
RVA.9.12	9.1.1 (p.43)	Н	Function Call Relaxation
RVA.9.13	9.1.1 (p.43)	R	Target Relocation R_RISCV_CALL, R_RISCV_CALL_PLT.
RVA.9.14	9.1.1 (p.43)	R	Description This relaxation type can relax AUIPC+JALR into JAL .

ID	REFERENCE	TYPE	DEFINITION
RVA.9.15	9.1.1 (p.44)	R	Condition The offset between the location of relocation and target symbol or the PLT stub of the target symbol is within +-1MiB.
RVA.9.16	9.1.1 (p.44)	R	Relaxation • Instruction sequence associated with R_RISCV_CALL or R_RISCV_CALL_PLT can be rewritten to a single JAL instruction with the offset between the location of relocation and target symbol.
RVA.9.17	9.1.1 (p.44)	l	<pre>Example Relaxation candidate: # R_RISCV_CALL_PLT (symbol), R_RISCV_RELAX auipc ra, 0 jalr ra, ra, 0 Relaxation result: jal ra, 0 # R_RISCV_JAL (symbol)</pre>
RVA.9.18	9.1.1 (p.44)	С	Using address of PLT stubs of the target symbol or address target symbol directly will resolve by linker according to the visibility of the target symbol.
RVA.9.19	9.1.2 (p.44)	Н	Compressed Function Call Relaxation
RVA.9.20	9.1.2 (p.44)	R	Target Relocation R_RISCV_CALL, R_RISCV_CALL_PLT.
RVA.9.21	9.1.2 (p.44)	R	Description This relaxation type can relax AUIPC+JALR into C.JAL instruction sequence.
RVA.9.22	9.1.2 (p.44)	R	Condition The offset between the location of relocation and target symbol or the PLT stub of the target symbol is within +-2KiB and rd operand of second instruction in the instruction sequence is X1/RA and if it is RV32.
RVA.9.23	9.1.2 (p.44)	R	Relaxation • Instruction sequence associated with R_RISCV_CALL or R_RISCV_CALL_PLT can be rewritten to a single C.JAL instruction with the offset between the location of relocation and target symbol.
RVA.9.24	9.1.2 (p.44, p.45)	I	<pre>Example Relaxation candidate: # R_RISCV_CALL_PLT (symbol), R_RISCV_RELAX auipc ra, 0 jalr ra, ra, 0 Relaxation result: c.jal ra, <offset-between-pc-and-symbol></offset-between-pc-and-symbol></pre>
RVA.9.25	9.1.3 (p.45)	Н	Compressed Tail Call Relaxation
RVA.9.26	9.1.3 (p.45)	R	Target Relocation R_RISCV_CALL, R_RISCV_CALL_PLT.
RVA.9.27	9.1.3 (p.45)	R	Description This relaxation type can relax AUIPC+JALR into C.J instruction sequence.
RVA.9.28	9.1.3 (p.45)	R	Condition The offset between the location of relocation and target symbol or the PLT stub of the target symbol is within +-2KiB and rd operand of second instruction in the instruction sequence is X0 .

ID	REFERENCE	TYPE	DEFINITION
RVA.9.29	9.1.3 (p.45)	R	Relaxation • Instruction sequence associated with R_RISCV_CALL or R_RISCV_CALL_PLT can be rewritten to a single C.J instruction with the offset between the location of relocation and target symbol.
RVA.9.30	9.1.3 (p.45)	l	<pre>Example Relaxation candidate: # R_RISCV_CALL_PLT (symbol), R_RISCV_RELAX auipc ra, 0 jalr x0, ra, 0 Relaxation result: c.j ra, <offset-between-pc-and-symbol></offset-between-pc-and-symbol></pre>
RVA.9.31	9.1.4 (p.45)	Н	Global-pointer Relaxation
RVA.9.32	9.1.4 (p.45)	R	Target Relocation R_RISCV_HI20, R_RISCV_LO12_I, R_RISCV_LO12_S, R_RISCV_PCREL_HI20, R_RISCV_PCREL_LO12_I, R_RISCV_PCREL_LO12_S
RVA.9.33	9.1.4 (p.45)	R	Description This relaxation type can relax a sequence of the load address of a symbol or load/store with a symbol reference into global-pointer-relative instruction.
RVA.9.34	9.1.4 (p.45, p.46)	R	Condition Offset between global-pointer and symbol is within +-2KiB, R_RISCV_PCREL_LO12_I and R_RISCV_PCREL_LO12_S resolved as indirect relocation pointer. It will always point to another R_RISCV_PCREL_HI20 relocation, the symbol pointed by R_RISCV_PCREL_HI20 will be used in the offset calculation.
RVA.9.35	9.1.4 (p.46)	R	Relaxation Instruction associated with R_RISCV_HI20 or R_RISCV_PCREL_HI20 can be removed. Instruction associated with R_RISCV_LO12_I, R_RISCV_LO12_S, R_RISCV_PCREL_LO12_I or R_RISCV_PCREL_LO12_S can be replaced with a global-pointer-relative access instruction.
RVA.9.36	9.1.4 (p.46)	l	<pre>Example Relaxation candidate: # R_RISCV_HI20 (symbol), R_RISCV_RELAX lui t0, 0 # R_RISCV_LO12_I (symbol), R_RISCV_RELAX lw t1, 0(t0) Relaxation result: lw t1, <gp-offset-for-symbol>(gp)</gp-offset-for-symbol></pre>
RVA.9.37	9.1.4 (p.46)	С	The global-pointer refers to the address of the global_pointer\$ symbol, which is the content of gp register.

ID	REFERENCE	TYPE	DEFINITION		
RVA.9.38	9.1.4 (p.46)	С	This relaxation requires the program to initialize the gp register with the address of global_pointer\$ symbol before accessing any symbol address, strongly recommended initialize gp at the beginning of the program entry function like start , and code fragments of initialization must disable linker relaxation to prevent initialization instruction relaxed into a NOP-like instruction (e.g. mv gp, gp).		
			<pre># Recommended way to initialize the gp register.</pre>		
RVA.9.39	9.1.4 (p.46)	С	The global pointer is referred to as the global offset table pointer in many other targets, however, RISC-V uses PC-relative addressing rather than access GOT via the global pointer register (gp), so we use gp register to optimize code size and performance of the symbol accessing.		
RVA.9.40	9.1.5 (p.46)	Н	Zero-page Relaxation		
RVA.9.41	9.1.5 (p.46)	R	Target Relocation R_RISCV_HI20, R_RISCV_LO12_I, R_RISCV_LO12_S		
RVA.9.42	9.1.5 (p.47)	R	Description This relaxation type can relax a sequence of the load address of a symbol or load/store with a symbol reference into shorter instruction sequence if possible.		
RVA.9.43	9.1.5 (p.47)	R	Condition The symbol address located within $0x0 \sim 0x7ff$ or $0xffffffffffffffffffffffffffffffffffff$		
RVA.9.44	9.1.5 (p.47)	R	Relaxation • Instruction associated with R_RISCV_HI20 can be removed if the symbol address satisfies the x0-relative access. • Instruction associated with R_RISCV_LO12_I or R_RISCV_LO12_S can be relaxed into x0-relative access.		
RVA.9.45	9.1.5 (p.47)	I	<pre>Example Relaxation candidate: lui t0, 0 # R_RISCV_HI20 (symbol), R_RISCV_RELAX lw t1, 0(t0) # R_RISCV_LO12_I (symbol), R_RISCV_RELAX Relaxation result: lw t1, <address-of-symbol>(x0)</address-of-symbol></pre>		
RVA.9.46	9.1.6 (p.47)	R	Compressed LUI Relaxation		
RVA.9.47	9.1.6 (p.47)	R	Target Relocation R_RISCV_HI20, R_RISCV_LO12_I, R_RISCV_LO12_S		
RVA.9.48	9.1.6 (p.47)	R	Description This relaxation type can relax a sequence of the load address of a symbol or load/store with a symbol reference into shorter instruction sequence if possible.		
RVA.9.49	9.1.6 (p.47)	R	Condition The symbol address can be presented by a C.LUI plus an ADDI or load / store instruction.		

ID	REFERENCE	TYPE	DEFINITION				
RVA.9.50	9.1.6 (p.47)	R	Relaxation Instruction associated with R_RISCV_HI20 can be replaced with C.LUI. Instruction associated with R_RISCV_LO12_I or R_RISCV_LO12_S should keep unchanged.				
RVA.9.51	9.1.6 (p.47, p.48)	I	<pre>Example Relaxation candidate: lui t0, 0 # R_RISCV_HI20 (symbol), R_RISCV_RELAX lw t1, 0(t0) # R_RISCV_LO12_I (symbol), R_RISCV_RELAX Relaxation result: c.lui t0, <non-zero> #RVC_LUI (symbol), R_RISCV_RELAX lw t1, 0(t0) # R_RISCV_LO12_I (symbol), R_RISCV_RELAX</non-zero></pre>				
RVA.9.52	9.1.7 (p.48)	Н	Thread-pointer Relaxation				
RVA.9.53	9.1.7 (p.48)	R	Target Relocation R_RISCV_TPREL_HI20, R_RISCV_TPREL_ADD, R_RISCV_TPREL_LO12_I, R_RISCV_TPREL_LO12_S.				
RVA.9.54	9.1.7 (p.48)	R	Description This relaxation type can relax a sequence of the load address of a symbol or load/store with a thread-local symbol reference into a thread-pointer-relative instruction.				
RVA.9.55	9.1.7 (p.48)	R	Condition Offset between thread-pointer and thread-local symbol is within +-2KiB.				
RVA.9.56	9.1.7 (p.48)	R	Relaxation Instruction associated with R_RISCV_TPREL_HI20 or R_RISCV_TPREL_ADD can be removed. Instruction associated with R_RISCV_TPREL_LO12_I or R_RISCV_TPREL_LO12_S can be replaced with a thread-pointer-relative access instruction.				
RVA.9.57	9.1.7 (p.48)	I	<pre>Example Relaxation candidate: # R_RISCV_TPREL_HI20 (symbol), R_RISCV_RELAX lui t0, 0 # R_RISCV_TPREL_ADD (symbol), R_RISCV_RELAX add t0, t0, tp # R_RISCV_TPREL_LO12_I (symbol), R_RISCV_RELAX lw t1, 0(t0) Relaxation result: lw t1, <tp-offset-for-symbol>(tp)</tp-offset-for-symbol></pre>				

RISC-V DWARF Specification

CHAPTER 10 DWARF Debugging Format

ID	REFERENCE	TYPE	DEFINITION
RVA.10.1	10.0 (p.51)	Н	DWARF Debugging Format
RVA.10.2	10.0 (p.51)	1	The DWARF debugging format for RISC-V follows the standard DWARF specification ^{‡‡} ; this specification only describes RISC-V-specific definitions.

-

^{‡‡} https://dwarfstd.org/

CHAPTER 11 DWARF Register Numbers

RVA.11.4 11.0 (p.52)

ID	REFERENCE	TYPE	DEFINITION			
RVA.11.1	11.0 (p.52)	Н	DWARF Register Numbers			
RVA.11.2	11.0 (p.52) Table 19	R	The table below lists the mapping from DWARF register numbers to machine registers			
			TagDWARF Number	Register Name	Description	
			0 - 31	x0 - x31	Integer Registers	
			32 - 63	f0 - f31	Floating-point Registers	
			64		Alternate Frame Return Column	
			65 - 95		Reserved for future standard extensions	
			96 - 127	v0 - v31	Vector Registers	
			128 - 3071		Reserved for future standard extensions	
			3072 - 4095		Reserved for custom extensions	
			4096 - 8191		CSRs	
RVA.11.3	11.0 (p.52)	R	The alternate frame retu	urn column is mean	t to be used when unwinding	

will return to.

number plus 4096.

R

from signal handlers, and stores the address where the signal handler

The RISC-V specification defines a total of 4096 CSRs§§. Each CSR is assigned a DWARF register number corresponding to its specified CSR

^{§§ &}quot;The RISC-V Instruction Set Manual, Volume II: Privileged Architecture, Document", Editors Andrew Waterman, Krste Asanovi´c, and John Hauser, RISC-V International.