## **Requirements List**

of

## **RISC-V Supervisor Binary Interface Specification**,

Document Version 2.0\*

by

Mehmet Öner

Version 1.0

https://github.com/riscv-non-isa/riscv-sbi-doc/

It is licensed under the Creative Commons Attribution 4.0 International License (CC-BY 4.0). https://creativecommons.org/licenses/by/4.0/

<sup>\*`</sup>RISC-V Supervisor Binary Interface Specification, Document Version 2.0', Contributors Abner Chang <abner.chang@hpe.com>, Al Stone <ahs3@ahs3.net>, Andrew Jones <ajones@ventanamicro.com>, Anup Patel <apatel@ventanamicro.com>, Atish Patra <atishp04@gmail.com>, Atish Patra <atishp@rivosinc.com>, <bmeng.cn@gmail.com>, Chris Williams <diodesign@tuta.io>, Meng Conor Doolev <git@danielschaefer.me>. <conor.dooley@microchip.com>, Daniel Schaefer Esteban Blanc <estblcsk@gmail.com>, <georgedanielmangum@gmail.com>, hasheddan Heinrich Schuchardt <xypron.glpk@gmx.de>, Jeff Scheel <jeff@riscv.org>, Jessica Clarke <jrtc27@jrtc27.com>, john <799433746@qq.com>, Konrad Schwarz <konrad.schwarz@siemens.com>, Luo Jia / Zhouqi Jiang <a href="mailto:slight-street">- luojia@hust.edu.cn></a>, Nick Kossifidis <a href="mailto:slight-street">mickflemm@gmail.com></a>, Palmer Dabbelt <a href="mailto:spalmer@dabbelt.com">- palmer@dabbelt.com</a>>, Paolo Bonzini <pbople>pbonzini@redhat.com>, Sean Anderson <seanga2@gmail.com>, Stefano Stabellini <stefano.stabellini@amd.com>, ٧ <sunilvl@ventanamicro.com>, Sunil L Tsukasa <research\_trasio@irq.a4lg.com>, Yiting Wang <yiting.wang@windriver.com>, RISC-V International, January 2024.

#### About

#### The Document

In systems engineering approach, before doing anything with the design of the system under consideration, requirements analysis must be completed as one of the first tasks (if not the very first). Beginning with an itemized, atomic, classified and well defined list of requirements is essential. Because, following activities at various stages of development (like design coverage analysis, testing, verification, validation ...) depend on the requirement specifications stated at the beginning.

RISC-V International provides the ISA (Instruction Set Architecture) and non-ISA requirement specifications for the RISC-V architecture (<a href="https://riscv.org/technical/specifications/">https://riscv.org/technical/specifications/</a>). These documents in general are good written technical plain text documents. However, they lack some aspects of good requirement specification practices:

- Requirements are in free text form and not itemized: Itemized list of requirements enables requirement coverage in design, test, verification and validation phases.
- Text includes comments and information statements along with requirements: Statements must be clearly labeled and categorized.
- Some statements include more than one specifications: Each specification need to be isolated.
- Some specifications such as instruction definitions are distributed throughout the text: The distributed content need to be put together to have a complete the specification.

The aim of this document is providing an edited list of requirements for `RISC-V Supervisor Binary Interface Specification, Document Version 2.0', Contributors Abner Chang, Al Stone, Andrew Jones, Anup Patel, Atish Patra, Atish Patra, Bin Meng, Chris Williams, Conor Dooley, Daniel Schaefer, Esteban Blanc, hasheddan, Heinrich Schuchardt, Jeff Scheel, Jessica Clarke, john, Konrad Schwarz, Luo Jia / Zhouqi Jiang, Nick Kossifidis, Palmer Dabbelt, Paolo Bonzini, Sean Anderson, Stefano Stabellini, Sunil V L, Tsukasa OI, Yiting Wang, RISC-V International, January 2024. https://github.com/riscv-non-isa/riscv-sbi-doc/

It is licensed under the Creative Commons Attribution 4.0 International License (CC-BY 4.0). https://creativecommons.org/licenses/by/4.0/

### In particular:

- Statements were itemized and given an ID number.
- Each itemized statement was referenced to the original document to provide traceability
- Itemized statements were categorized
- Complex statements were broken into simpler atomic requirement statements when needed.
- Distributed requirement information was put together to form complete specifications.

Special attention was given to preserve original statements, even when dividing complex statements into simpler atomic statements. But occasionally, some statements were re-written as to form a formal requirement statement.

This document is released under a Creative Commons Attribution 4.0 International License. Please use and cite accordingly.

#### Requirements List of RISC-V Supervisor Binary Interface Specification V2.0

#### The Editor (or the systems engineer)

After 34 years of my career, I retired from my regular job in 2023. Now, I do part time consulting services to interested parties, while I do work on projects that interest me more than a regular work.

In my career I dealt with very diverse fields of engineering: Academics, C/C++ desktop programming, embedded systems, analog circuit design, DSP algorithms, VLSI/FPGA design, underwater acoustics are to name few.

I've always enjoyed designing controllers and processors with generic HDL for VLSI or FPGA. So, as my personal project to work on, I decided to design RISC-V cores with different capabilities.

Having some defense sector background, I find systems engineering approach very useful. After reading RISC-V specification documents, I decided to take the initiative and edit the documents into customer requirements list format which is a tough, tedious and time consuming work.

In case someone else could find these documents useful, I share them on github: https://github.com/vizionerco/RISC-V

Best regards,

Mehmet Öner, Ph.D.

www.linkedin.com/in/mehmet-oner-00453733/

# **Table of Contents**

About	2
The Document	
The Editor (or the systems engineer)	2
Definitions	
CHAPTER 1 Introduction	
CHAPTER 3 Binary Encoding	8
CHAPTER 4 Base Extension (EID #0x10)	10
CHAPTER 5 Legacy Extensions (EIDs #0x00 - #0x0F)	12
CHAPTER 6 Timer Extension (EID #0x54494D45 "TIME")	15
CHAPTER 7 IPI Extension (EID #0x735049 "sPI:s-mode IPI")	16
CHAPTER 8 RFENCE Extension (EID #0x52464E43 "RFNC")	17
CHAPTER 9 Hart State Management Extension (EID #0x48534D "HSM")	20
CHAPTER 10 System Reset Extension (EID #0x53525354 "SRST")	26
CHAPTER 11 Performance Monitoring Unit Extension (EID #0x504D55 "PMU")	28
CHAPTER 12 Debug Console Extension (EID #0x4442434E "DBCN")	38
CHAPTER 13 System Suspend Extension (EID #0x53555350 "SUSP")	40
CHAPTER 14 CPPC Extension (EID #0x43505043 "CPPC")	42
CHAPTER 15 Nested Acceleration Extension (EID #0x4E41434C "NACL")	46
CHAPTER 16 Steal-time Accounting Extension (EID #0x535441 "STA")	55
CHAPTER 17 Experimental SBI Extension Space (EIDs #0x08000000 - #0x08FFFFFF)	57
CHAPTER 18 Vendor Specific Extension Space (EIDs #0x09000000 - #0x09FFFFFF)	58
CHAPTER 19 Firmware Specific Extension Space (EIDs #0x0A000000 - #0x0AFFFFFF)	59

### **Definitions**

Table 1: Requirement Types

TYPE	NAME	EXPLANATION
Н	Heading	Headings in the original document. Headings are included to provide context to the subsequent requirements
I	Information	These are statements that explain some aspects of the subject, but actually do not specify any requirement. For these types, the statement(s) in the text is given as is.
С	Comment	These statements are original comment statements in the RISC_V documentation which are explained as: "Commentary on our design decisions is formatted as in this paragraph. This non-normative text can be skipped if the reader is only interested in the specification itself." For these types, the statement(s) in the text is given as is.
R	Requirement	These are statements that specify a specific need to be fulfilled. For these types, the statement(s) in the text is given as is where possible. In some cases, information is collected from different tables and figures to form a complete specification. In some cases, context is added in parenthesis to make the requirement self explanatory. In some cases, the statements are broken into single statements requirement statements.
0	Optional Requirement	These are tatements that specify a property that is not mandatory to implement. However if it is chosen to fulfill, it should obey this requirement. Inclusion of the text is the same as R/Requirement type.
Т	Tentative Requirement	These are requirements but are not frozen yet by the RISC-V committee. Inclusion of the text is the same as R/Requirement type.

Table 2: Abbreviations & Definitions

SHORT	MEANING
ACPI	Advanced Configuration and Power Interface
ASID	Address Space Identifier
ВМС	Baseboard Management Controller
CPPC	Collaborative Processor Performance Control
EID	Extension ID
FID	Function ID
HSM	Hart State Management
IPI	Inter Processor Interrupt
PMA	Physical memory attributes
PMU	Performance Monitoring Unit
SBI	Supervisor Binary Interface
SEE	Supervisor Execution Environment.
VMID	Virtual Machine Identifier
XLEN	Width of an integer register in bits of an ISA

### **CHAPTER 1 Introduction**

ID	REFERENCE	TYPE	DEFINITION
RVS.1.1	1.0 (p.7)	Н	Introduction
RVS.1.2	1.0 (p.7)	I	This specification describes the RISC-V Supervisor Binary Interface, known from here on as SBI.
RVS.1.3	1.0 (p.7)	I	The SBI allows supervisor-mode (S-mode or VS-mode) software to be portable across all RISC-V implementations by defining an abstraction for platform (or hypervisor) specific functionality.
RVS.1.4	1.0 (p.7)	I	The design of the SBI follows the general RISC-V philosophy of having a small core along with a set of optional modular extensions.
RVS.1.5	1.0 (p.7)	I	An SBI extension defines a set of SBI functions which provides a particular functionality to supervisor-mode software.
RVS.1.6	1.0 (p.7)	R	SBI extensions as a whole are optional and cannot be partially implemented unless an SBI extension defines a mechanism to discover implemented SBI functions.
RVS.1.7	1.0 (p.7)	R	If sbi_probe_extension() signals that an extension is available, all functions present in the SBI version reported by sbi_get_spec_version() must conform to that version of the SBI specification.
RVS.1.8	1.0 (p.7)	I	The higher privilege software providing SBI interface to the supervisor-mode software is referred as an SBI implementation or Supervisor Execution Environment (SEE).
RVS.1.9	1.0 (p.7) Figure 1	1	An SBI implementation (or SEE) can be platform runtime firmware executing in machine-mode (M-mode) (see below figure)
	i igaio i		exceeding in machine-mode (wi-mode) (see below figure)
	i iguic i		U-mode Applications U-mode
	riguio i		
	rigule i		U-mode
	rigule i		U-mode  Applications U-mode  System Calls
	rigule i		U-mode  Applications U-mode  System Calls  S-mode Operating System Kernel  S-mode
	rigule i		U-mode  Applications  U-mode  System Calls  S-mode  Operating System Kernel  S-mode
RVS.1.10	1.0 (p.7) Figure 2	I	U-mode  Applications  System Calls  S-mode  Operating System Kernel  S-mode  SBI  M-mode  Platform Runtime Firmware (SEE)  M-mode
RVS.1.10	1.0 (p.7)	I	U-mode  System Calls  S-mode  Operating System Kernel  S-mode  SHOOLE  SHOOLE
RVS.1.10	1.0 (p.7)	I	S-mode  Operating System Kernel  S-mode  Platform Runtime Firmware (SEE)  M-mode  RISC-V System without H-extension  (An SBI implementation (or SEE) can be) or it can be some hypervisor executing in hypervisor-mode (HS-mode) (see below figure).  Virtualized World  VU-mode  Guest Applications  Host Applications  U-mode  System Calls  Vs-mode  Guest Kernel  System Calls
RVS.1.10	1.0 (p.7)	I	U-mode  System Calls  S-mode  Operating System Kernel  S-mode  SBI  M-mode  Platform Runtime Firmware (SEE)  M-mode  RISC-V System without H-extension  (An SBI implementation (or SEE) can be) or it can be some hypervisor executing in hypervisor-mode (HS-mode) (see below figure).  Virtualized World  VU-mode  Guest Applications  Host Applications  U-mode
RVS.1.10	1.0 (p.7)	I	U-mode    System Calls
RVS.1.10	1.0 (p.7)	I	U-mode    System Calls
RVS.1.10	1.0 (p.7)	I	S-mode  Operating System Kernel  S-mode  SBI  M-mode  Platform Runtime Firmware (SEE)  M-mode  RISC-V System without H-extension  (An SBI implementation (or SEE) can be) or it can be some hypervisor executing in hypervisor-mode (HS-mode) (see below figure).  VI-mode  Guest Applications  Host Applications  U-mode  System Calls  VS-mode  Guest Kernel  System Calls  HS-mode  HS-mode  HS-mode

### Requirements List of RISC-V Supervisor Binary Interface Specification V2.0

ID	REFERENCE	TYPE	DEFINITION
RVS.1.11	1.0 (p.8)	I	Harts are provisioned by the SBI implementation for supervisor-mode software. Hence, from the perspective of the SBI implementation, the Smode hart contexts are referred to as virtual harts.
RVS.1.12	1.0 (p.8)	I	In the case that the implementation is a hypervisor, virtual harts represent the VS-mode guest contexts.
RVS.1.13	1.0 (p.8)	I	The SBI specification doesn't specify any method for hardware discovery.
RVS.1.14	1.0 (p.8)	R	The supervisor software must rely on the other industry standard hardware discovery methods (i.e. Device Tree or ACPI) for that.

## **CHAPTER 3 Binary Encoding**

ID	REFERENCE	TYPE	DEFINITION		
RVS.3.1	3.0 (p.10)	Н	Binary Encoding		
RVS.3.2	3.0 (p.10)	I	All SBI functions share a single binary encoding, which facilitates the mixing of SBI extensions.		
RVS.3.3	3.0 (p.10)	R	The SBI specification follows the below calling convention.  • An ECALL is used as the control transfer instruction between the supervisor and the SEE.  • a7 encodes the SBI extension ID (EID),  • a6 encodes the SBI function ID (FID) for a given extension ID encoded in a7 for any SBI extension defined in or after SBI v0.2.  • All registers except a0 & a1 must be preserved across an SBI call by the callee.  • SBI functions must return a pair of values in a0 and a1, with a0 returning an error code. This is analogous to returning the C structure struct sbiret {  long error; long value; };		
RVS.3.4	3.0 (p.10)	R	In the name of compatibility, SBI IDs (FIDs) are encoded as signed		
RVS.3.5	3.0 (p.10)	R	When passed in registers these follow the standard above calling convention rules.		
RVS.3.6	3.0 (p.10) Table 1	R	The table below provides a list of	Standar	rd SBI error codes.
			Error Type	Value	Description
			• • • • • • • • • • • • • • • • • • • •	74.40	Description
			SBI_SUCCESS	0	Completed successfully
			SBI_SUCCESS	0	Completed successfully
			SBI_SUCCESS SBI_ERR_FAILED	0 -1	Completed successfully Failed
			SBI_SUCCESS SBI_ERR_FAILED SBI_ERR_NOT_SUPPORTED	0 -1 -2	Completed successfully Failed Not supported
			SBI_SUCCESS SBI_ERR_FAILED SBI_ERR_NOT_SUPPORTED SBI_ERR_INVALID_PARAM	0 -1 -2 -3	Completed successfully Failed Not supported Invalid parameter(s)
			SBI_SUCCESS SBI_ERR_FAILED SBI_ERR_NOT_SUPPORTED SBI_ERR_INVALID_PARAM SBI_ERR_DENIED	0 -1 -2 -3 -4	Completed successfully Failed Not supported Invalid parameter(s) Denied or not allowed
			SBI_SUCCESS SBI_ERR_FAILED SBI_ERR_NOT_SUPPORTED SBI_ERR_INVALID_PARAM SBI_ERR_DENIED SBI_ERR_INVALID_ADDRESS	0 -1 -2 -3 -4 -5	Completed successfully Failed Not supported Invalid parameter(s) Denied or not allowed Invalid address(s)
			SBI_SUCCESS SBI_ERR_FAILED SBI_ERR_NOT_SUPPORTED SBI_ERR_INVALID_PARAM SBI_ERR_DENIED SBI_ERR_INVALID_ADDRESS SBI_ERR_ALREADY_AVAILABLE	0 -1 -2 -3 -4 -5 -6	Completed successfully Failed Not supported Invalid parameter(s) Denied or not allowed Invalid address(s) Already available
			SBI_SUCCESS SBI_ERR_FAILED SBI_ERR_NOT_SUPPORTED SBI_ERR_INVALID_PARAM SBI_ERR_DENIED SBI_ERR_INVALID_ADDRESS SBI_ERR_ALREADY_AVAILABLE SBI_ERR_ALREADY_STARTED SBI_ERR_ALREADY_STOPPED	0 -1 -2 -3 -4 -5 -6 -7	Completed successfully Failed Not supported Invalid parameter(s) Denied or not allowed Invalid address(s) Already available Already started Already stopped
RVS.3.7	3.0 (p.10)	R	SBI_SUCCESS SBI_ERR_FAILED SBI_ERR_NOT_SUPPORTED SBI_ERR_INVALID_PARAM SBI_ERR_DENIED SBI_ERR_INVALID_ADDRESS SBI_ERR_ALREADY_AVAILABLE SBI_ERR_ALREADY_STARTED	0 -1 -2 -3 -4 -5 -6 -7 -8 -9	Completed successfully Failed Not supported Invalid parameter(s) Denied or not allowed Invalid address(s) Already available Already started Already stopped Shared memory not available I extension ID (EID) or an
RVS.3.7 RVS.3.8	3.0 (p.10) 3.0 (p.10)	R R	SBI_SUCCESS SBI_ERR_FAILED SBI_ERR_NOT_SUPPORTED SBI_ERR_INVALID_PARAM SBI_ERR_DENIED SBI_ERR_INVALID_ADDRESS SBI_ERR_ALREADY_AVAILABLE SBI_ERR_ALREADY_STARTED SBI_ERR_ALREADY_STOPPED SBI_ERR_NO_SHMEM An ECALL with an unsupportunsupported SBI_function ID	0 -1 -2 -3 -4 -5 -6 -7 -8 -9 rted SB (FID)	Completed successfully Failed Not supported Invalid parameter(s) Denied or not allowed Invalid address(s) Already available Already started Already stopped Shared memory not available I extension ID (EID) or an must return the error code
	. ,		SBI_SUCCESS SBI_ERR_FAILED SBI_ERR_NOT_SUPPORTED SBI_ERR_INVALID_PARAM SBI_ERR_DENIED SBI_ERR_INVALID_ADDRESS SBI_ERR_ALREADY_AVAILABLE SBI_ERR_ALREADY_STARTED SBI_ERR_ALREADY_STOPPED SBI_ERR_NO_SHMEM An ECALL with an unsupport unsupported SBI function ID SBI_ERR_NOT_SUPPORTED. Every SBI function should prefet keeps the specification simple as	0 -1 -2 -3 -4 -5 -6 -7 -8 -9 rted SB ( <b>FID</b> )	Completed successfully Failed Not supported Invalid parameter(s) Denied or not allowed Invalid address(s) Already available Already started Already stopped Shared memory not available I extension ID (EID) or an must return the error code Ined long as the data type. It y adaptable for all RISC-V ISA
RVS.3.8	3.0 (p.10) 3.0 (p.10,	R	SBI_SUCCESS SBI_ERR_FAILED SBI_ERR_NOT_SUPPORTED SBI_ERR_INVALID_PARAM SBI_ERR_DENIED SBI_ERR_INVALID_ADDRESS SBI_ERR_ALREADY_AVAILABLE SBI_ERR_ALREADY_STARTED SBI_ERR_ALREADY_STOPPED SBI_ERR_NO_SHMEM An ECALL with an unsupport unsupported SBI function ID SBI_ERR_NOT_SUPPORTED. Every SBI function should prefeteeps the specification simple at types. In case the data is defined as 32	0 -1 -2 -3 -4 -5 -6 -7 -8 -9 rted SB ( <b>FID</b> )	Completed successfully Failed Not supported Invalid parameter(s) Denied or not allowed Invalid address(s) Already available Already started Already stopped Shared memory not available I extension ID (EID) or an must return the error code Ined long as the data type. It y adaptable for all RISC-V ISA

ID	REFERENCE	TYPE	DEFINITION	
RVS.3.12	3.1 (p.11)	R	Any SBI function, requiring a hart mask, must take the following two arguments: • unsigned long hart_mask is a scalar bit-vector containing hartids • unsigned long hart_mask_base is the starting hartid from which the bit-vector must be computed.	
RVS.3.13	3.1 (p.11)	R	In a single SBI function call set is always XLEN.	, the maximum number of harts that can be
RVS.3.14	3.1 (p.11)	R		needs to pass information about more than he SBI function multiple times.
RVS.3.15	3.1 (p.11)	R	hart_mask_base can be so ignored and all available har	et to -1 to indicate that <b>hart_mask</b> shall be rts must be considered.
RVS.3.16	3.1 (p.11) Table 2	R	Any SBI function taking hart mask arguments may return the error values listed in the table below which are in addition to function specific error values.	
			Error Code	Description
			SBI_ERR_INVALID_PARAM	Either hart_mask_base, or at least one hartid from hart_mask, is not valid, i.e. either the hartid is not enabled by the platform or is not available to the supervisor.
RVS.3.17	3.2 (p.11)	Н	Shared memory physical ad	dress range parameter
RVS.3.18	3.2 (p.11)	R	If an SBI function needs to pass a shared memory physical address range to the SBI implementation (or higher privilege mode), then this physical memory address range MUST satisfy the following requirements:  • The SBI implementation MUST check that the supervisor-mode software is allowed to access the specified physical memory range with the access type requested (read and/or write).  • The SBI implementation MUST access the specified physical memory range using the PMA attributes.  • The data in the shared memory MUST follow little-endian byte ordering.	
RVS.3.19	3.2 (p.11)	С	If the supervisor-mode software accesses the same physical memory range using a memory type different than the PMA, then a loss of coherence or unexpected memory ordering may occur. The invoking software should follow the rules and sequences defined in the RISC-V Svpbmt specification to prevent the loss of coherence and memory ordering.	
RVS.3.20	3.2 (p.11, p.12)	0	function should use at leas	memory physical address passed to an SBI st two unsigned long parameters to support bry physical addresses wider than XLEN bits.

## CHAPTER 4 Base Extension (EID #0x10)

ID	REFERENCE	TYPE	DEFINITION
RVS.4.1	4.0 (p.13)	Н	Base Extension (EID #0x10)
RVS.4.2	4.0 (p.13)	I	The base extension is designed to be as small as possible. As such, it only contains functionality for probing which SBI extensions are available and for querying the version of the SBI.
RVS.4.3	4.0 (p.13)	R	All functions in the base extension must be supported by all SBI implementations, so there are no error returns defined.
RVS.4.4	4.1 (p.13)	Н	Function: Get SBI specification version (FID #0)
RVS.4.5	4.1 (p.13)	1	<pre>struct sbiret sbi_get_spec_version(void);</pre>
RVS.4.6	4.1 (p.13)	R	Returns the current SBI specification version.
RVS.4.7	4.1 (p.13)	R	This function must always succeed.
RVS.4.8	4.1 (p.13)	R	The minor number of the SBI specification is encoded in the low 24 bits, with the major number encoded in the next 7 bits. Bit 31 must be 0 and is reserved for future expansion.
RVS.4.9	4.2 (p.13)	Н	Function: Get SBI implementation ID (FID #1)
RVS.4.10	4.2 (p.13)	R	<pre>struct sbiret sbi_get_impl_id(void);</pre>
RVS.4.11	4.2 (p.13)	R	Returns the current SBI implementation ID, which is different for every SBI implementation.
RVS.4.12	4.2 (p.13)	1	It is intended that this implementation ID allows software to probe for SBI implementation quirks.
RVS.4.13	4.3 (p.13)	Н	Function: Get SBI implementation version (FID #2)
RVS.4.14	4.3 (p.13)	R	<pre>struct sbiret sbi_get_impl_version(void);</pre>
RVS.4.15	4.3 (p.13)	R	Returns the current SBI implementation version.
RVS.4.16	4.3 (p.13)	R	The encoding of this version number is specific to the SBI implementation.
RVS.4.17	4.4 (p.13)	Н	Function: Probe SBI extension (FID #3)
RVS.4.18	4.4 (p.13)	R	<pre>struct sbiret sbi_probe_extension(long extension_id);</pre>
RVS.4.19	4.4 (p.13)	R	Returns 0 if the given SBI extension ID (EID) is not available, or 1 if it is available unless defined as any other non-zero value by the implementation.
RVS.4.20	4.5 (p.13)	Н	Function: Get machine vendor ID (FID #4)
RVS.4.21	4.5 (p.13)	R	<pre>struct sbiret sbi_get_mvendorid(void);</pre>
RVS.4.22	4.5 (p.14)	R	Return a value that is legal for the <b>mvendorid</b> CSR and 0 is always a legal value for this CSR.
RVS.4.23	4.6 (p.14)	Н	Function: Get machine architecture ID (FID #5)
RVS.4.24	4.6 (p.14)	R	<pre>struct sbiret sbi_get_marchid(void);</pre>
RVS.4.25	4.6 (p.14)	R	Return a value that is legal for the <b>marchid</b> CSR and 0 is always a legal value for this CSR.
RVS.4.26	4.7 (p.14)	Н	Function: Get machine implementation ID (FID #6)
RVS.4.27	4.7 (p.14)	R	<pre>struct sbiret sbi_get_mimpid(void);</pre>

ID	REFERENCE	TYPE	DEFINITION
RVS.4.28	4.7 (p.14)	R	Return a value that is legal for the mimpid CSR and 0 is always a legal value for this CSR.
RVS.4.29	4.8 (p.14)	Н	Function Listing
RVS.4.30	4.8 (p.14) Table 3	R	Base Function List

Function Name	SBI Version	FID	EID
sbi_get_spec_version	0.2	0	0x10
sbi_get_impl_id	0.2	1	0x10
sbi_get_impl_version	0.2	2	0x10
sbi_probe_extension	0.2	3	0x10
sbi_get_mvendorid	0.2	4	0x10
sbi_get_marchid	0.2	5	0x10
sbi_get_mimpid	0.2	6	0x10

RVS.4.31 4.9 (p.14) H SBI Implementation IDs
RVS.4.32 4.9 (p.14, R SBI Implementation IDs
p.15)
Table 4 Implementatio

Implementation ID	Name
0	Berkeley Boot Loader (BBL)
1	OpenSBI
2	Xvisor
3	KVM
4	RustSBI
5	Diosix
6	Coffer
7	Xen Project
8	PolarFire Hart Software Services

## CHAPTER 5 Legacy Extensions (EIDs #0x00 - #0x0F)

ID	REFERENCE	TYPE	DEFINITION
RVS.5.1	5.0 (p.16)	Н	Legacy Extensions (EIDs #0x00 - #0x0F)
RVS.5.2	5.0 (p.16)	R	The legacy SBI extensions follow a slightly different calling convention as compared to the SBI v0.2 (or higher) specification where:  • The SBI function ID field in <b>a6</b> register is ignored because these are encoded as multiple SBI extension IDs.  • Nothing is returned in <b>a1</b> register.  • All registers except <b>a0</b> must be preserved across an SBI call by the callee.  • The value returned in <b>a0</b> register is SBI legacy extension specific.
RVS.5.3	5.0 (p.16)	R	The page and access faults taken by the SBI implementation while accessing memory on behalf of the supervisor are redirected back to the supervisor with <b>sepc</b> CSR pointing to the faulting ECALL instruction.
RVS.5.4	5.0 (p.16)	I	The legacy SBI extensions is deprecated in favor of the other extensions listed below.
RVS.5.5	5.1 (p.16)	Н	Extension: Set Timer (EID #0x00)
RVS.5.6	5.1 (p.16)	R	<pre>long sbi_set_timer(uint64_t stime_value)</pre>
RVS.5.7	5.1 (p.16)	R	Programs the clock for next event after stime_value time. This function also clears the pending timer interrupt bit.
RVS.5.8	5.1 (p.16)	R	If the supervisor wishes to clear the timer interrupt without scheduling the next timer event, it can either request a timer interrupt infinitely far into the future (i.e., (uint64_t)-1), or it can instead mask the timer interrupt by clearing sie.STIE CSR bit.
RVS.5.9	5.1 (p.16)	R	This SBI call returns 0 upon success or an implementation specific negative error code.
RVS.5.10	5.2 (p.16)	Н	Extension: Console Putchar (EID #0x01)
RVS.5.11	5.2 (p.16)	R	<pre>long sbi_console_putchar(int ch)</pre>
RVS.5.12	5.2 (p.16)	R	Write data present in ch to debug console.
RVS.5.13	5.2 (p.16)	R	Unlike <b>sbi_console_getchar()</b> , this SBI call will block if there remain any pending characters to be transmitted or if the receiving terminal is not yet ready to receive the byte.
RVS.5.14	5.2 (p.16)	R	However, if the console doesn't exist at all, then the character is thrown away.
RVS.5.15	5.2 (p.16)	R	This SBI call returns 0 upon success or an implementation specific negative error code.
RVS.5.16	5.3 (p.17)	Н	Extension: Console Getchar (EID #0x02)
RVS.5.17	5.3 (p.17)	R	<pre>long sbi_console_getchar(void)</pre>
RVS.5.18	5.3 (p.17)	R	Read a byte from debug console.
RVS.5.19	5.3 (p.17)	R	The SBI call returns the byte on success, or -1 for failure.
RVS.5.20	5.4 (p.17)	Н	Extension: Clear IPI (EID #0x03)
RVS.5.21	5.4 (p.17)	R	<pre>long sbi_clear_ipi(void)</pre>
RVS.5.22	5.4 (p.17)	R	Clears the pending IPIs if any. The IPI is cleared only in the hart for which this SBI call is invoked.

ID	REFERENCE	TYPE	DEFINITION
RVS.5.23	5.4 (p.17)	R	<b>sbi_clear_ipi()</b> is deprecated because S-mode code can clear <b>sip.SSIP</b> CSR bit directly.
RVS.5.24	5.4 (p.17)	R	This SBI call returns 0 if no IPI had been pending, or an implementation specific positive value if an IPI had been pending.
RVS.5.25	5.5 (p.17)	Н	Extension: Send IPI (EID #0x04)
RVS.5.26	5.5 (p.17)	R	<pre>long sbi_send_ipi(const unsigned long *hart_mask)</pre>
RVS.5.27	5.5 (p.17)	R	Send an inter-processor interrupt to all the harts defined in hart_mask.
RVS.5.28	5.5 (p.17)	R	Interprocessor interrupts manifest at the receiving harts as Supervisor Software Interrupts.
RVS.5.29	5.5 (p.17)	R	hart_mask is a virtual address that points to a bit-vector of harts. The bit vector is represented as a sequence of unsigned longs whose length equals the number of harts in the system divided by the number of bits in an unsigned long, rounded up to the next integer.
RVS.5.30	5.5 (p.17)	R	This SBI call returns 0 upon success or an implementation specific negative error code.
RVS.5.31	5.6 (p.17)	Н	Extension: Remote FENCE.I (EID #0x05)
RVS.5.32	5.6 (p.17)	R	<pre>long sbi_remote_fence_i(</pre>
RVS.5.33	5.6 (p.17)	R	Instructs remote harts to execute <b>FENCE.I</b> instruction. The <b>hart_mask</b> is same as described in <b>sbi_send_ipi()</b> .
RVS.5.34	5.6 (p.17)	R	This SBI call returns 0 upon success or an implementation specific negative error code.
RVS.5.35	5.7 (p.17)	Н	Extension: Remote SFENCE.VMA (EID #0x06)
RVS.5.36	5.7 (p.18)	R	<pre>long sbi_remote_sfence_vma(     const unsigned long *hart_mask,     unsigned long start, unsigned long size)</pre>
RVS.5.37	5.7 (p.18)	R	Instructs the remote harts to execute one or more <b>SFENCE.VMA</b> instructions, covering the range of virtual addresses between <b>start</b> and <b>start + size</b> .
RVS.5.38	5.7 (p.18)	R	The remote fence operation applies to the entire address space if either: • start and size are both 0, or • size is equal to 2^XLEN-1.
RVS.5.39	5.7 (p.18)	R	This SBI call returns 0 upon success or an implementation specific negative error code.
RVS.5.40	5.8 (p.18)	Н	Extension: Remote SFENCE.VMA with ASID (EID #0x07)
RVS.5.41	5.8 (p.18)	R	<pre>long sbi_remote_sfence_vma_asid(     const unsigned long *hart_mask,     unsigned long start, unsigned long size,     unsigned long asid)</pre>
RVS.5.42	5.8 (p.18)	R	Instruct the remote harts to execute one or more <b>SFENCE.VMA</b> instructions, covering the range of virtual addresses between <b>start</b> and <b>start + size</b> . This covers only the given <b>ASID</b> .
RVS.5.43	5.8 (p.18)	R	The remote fence operation applies to the entire address space if either: • start and size are both 0, or • size is equal to 2^XLEN-1.
RVS.5.44	5.8 (p.18)	R	This SBI call returns 0 upon success or an implementation specific negative error code.

Requirements List of RISC-V Supervisor Binary Interface Specification V2.0

ID	REFERENCE	TYPE	DEFINITION
RVS.5.45	5.9 (p.18)	Н	Extension: System Shutdown (EID #0x08)
RVS.5.46	5.9 (p.18)	R	<pre>void sbi_shutdown(void)</pre>
RVS.5.47	5.9 (p.18)	R	Puts all the harts to shutdown state from supervisor point of view.
RVS.5.48	5.9 (p.18)	R	This SBI call doesn't return irrespective whether it succeeds or fails.
RVS.5.49	5.10 (p.18)	Н	Function Listing
RVS.5.50	5.10 (p.19) Table 5	R	Legacy Function List

Function Name	SBI Version	FID	EID	Replacement EID
sbi_set_timer	0.1	0	0x00	0x54494D45
sbi_console_putchar	0.1	0	0x01	0x4442434E
sbi_console_getchar	0.1	0	0x02	0x4442434E
sbi_clear_ipi	0.1	0	0x03	N/A
sbi_send_ipi	0.1	0	0x04	0x735049
sbi_remote_fence_i	0.1	0	0x05	0x52464E43
sbi_remote_sfence_vma	0.1	0	0x06	0x52464E43
sbi_remote_sfence_vma_asid	0.1	0	0x07	0x52464E43
sbi_shutdown	0.1	0	0x08	0x53525354
RESERVED			0x09-0x0F	

## CHAPTER 6 Timer Extension (EID #0x54494D45 "TIME")

ID	REFERENCE	TYPE	DEFINITION		
RVS.6.1	6.0 (p.20)	Н	Timer Extension (EID #0x54494D45 "TIME")		
RVS.6.2	6.0 (p.20)	1	This replaces legacy timer extension (EID #0x00).		
RVS.6.3	6.0 (p.20)	R	It follows the new calling convention defined in v0.2.		
RVS.6.4	6.1 (p.20)	Н	Function: Set Timer (FID #0)		
RVS.6.5	6.1 (p.20)	R	struct sbiret sbi_set_timer(uint64_t stime_value)		
RVS.6.6	6.1 (p.20)	R	Programs the clock for next event after <b>stime_value</b> time.		
RVS.6.7	6.1 (p.20)	R	stime_value is in absolute time.		
RVS.6.8	6.1 (p.20)	R	This function must clear the pending timer interrupt bit as well.		
RVS.6.9	6.1 (p.20)	R	If the supervisor wishes to clear the timer interrupt without scheduling the next timer event, it can either request a timer interrupt infinitely far into the future (i.e., (uint64_t)-1), or it can instead mask the timer interrupt by clearing ${\bf sie.STIE~CSR}$ bit.		
RVS.6.10	6.2 (p.20)	Н	Function Listing		
RVS.6.11	6.0 (p.20) Table 6	R	TIME Function List		

Function Name	SBI Version	FID	EID
sbi_set_timer	0.2	0	0x54494D45

## CHAPTER 7 IPI Extension (EID #0x735049 "sPI:s-mode IPI")

ID	REFERENCE	TYPE	DEFINITION			
RVS.7.1	7.0 (p.21)	Н	IPI Extension (EID #0x735049 "sPI:s-mode IPI")			
RVS.7.2	7.0 (p.21)	I	This extension replaces the legacy extension (EID #0x04). The other IPI related legacy extension(0x3) is deprecated now.			
RVS.7.3	7.0 (p.21)	I		All the functions in this extension follow the <b>hart_mask</b> as defined in the binary encoding section.		
RVS.7.4	7.1 (p.21)	Н	Function: Send IPI (FI	D #0)		
RVS.7.5	7.1 (p.21)	R	<pre>struct sbiret sbi_send_ipi(     unsigned long hart_mask,     unsigned long hart_mask_base)</pre>			
RVS.7.6	7.1 (p.21)	R	Send an inter-process	or interrupt to all the harts defined in hart_mask.		
RVS.7.7	7.1 (p.21)	R	Interprocessor interrupts manifest at the receiving harts as the supervisor software interrupts.			
RVS.7.8	7.1 (p.21) Table 7	R	The possible error codes returned in <b>sbiret.error</b> are shown in the table below (IPI Send Errors).			
			Error Code	Description		
			SBI_SUCCESS	IPI was sent to all the targeted harts successfully.		
RVS.7.9	7.2 (p.21)	Н	Function Listing			
RVS.7.10	7.2 (p.21) Table 8	R	IPI Function List			

Function Name	SBI Version	FID	EID
sbi_send_ipi	0.2	0	0x735049

## CHAPTER 8 RFENCE Extension (EID #0x52464E43 "RFNC")

ID	REFERENCE	TYPE	DEFINITION			
RVS.8.1	8.0 (p.22)	Н	RFENCE Extension (EID #0x52464E43 "RFNC")			
RVS.8.2	8.0 (p.22)	I	This extension defines all remote fence related functions and replaces the legacy extensions (EIDs #0x05 - #0x07).			
RVS.8.3	8.0 (p.22)	I	All the functions follow the <b>hart_mask</b> as defined in binary encoding section.			
RVS.8.4	8.0 (p.22)	R	Any function which accepts a range of addresses (i.e. <b>start_addr</b> and <b>size</b> ) must abide by the below constraints on range parameters.			
RVS.8.5	8.0 (p.22)	R	The remote fence ope • start_addr and size • size is equal to 2^XL	are both	oplies to the entire address space if either: n 0, or	
RVS.8.6	8.1 (p.22)	Н	Function: Remote FEN	ICE.I (F	ID #0)	
RVS.8.7	8.1 (p.22)	R	struct sbiret sbi unsigned lo unsigned lo	ong ha:		
RVS.8.8	8.1 (p.22)	R	Instructs remote harts	to exec	ute FENCE.I instruction.	
RVS.8.9	8.1 (p.22) Table 9	R	The possible error codes returned in <b>sbiret.error</b> are shown in the table below (RFENCE Remote FENCE.I Errors).			
			Error Code		Description	
			SBI_SUCCESS	IPI was	sent to all the targeted harts successfully.	
RVS.8.10	8.2 (p.22)	Н	Function: Remote SFE	NCE.VI	MA (FID #1)	
RVS.8.11	8.2 (p.22)	R	struct sbiret sbi_remote_sfence_vma(     unsigned long hart_mask,     unsigned long hart_mask_base,     unsigned long start_addr,     unsigned long size)			
RVS.8.12	8.2 (p.22)	R		he rang	to execute one or more <b>SFENCE.VMA</b> e of virtual addresses between <b>start_addr</b>	
RVS.8.13	8.2 (p.22) Table 10	R	The possible error coopelow (RFENCE Remo		rned in <b>sbiret.error</b> are shown in the table NCE.VMA Errors).	
			Error Code		Description	
			SBI_SUCCESS IPI was sent to all the targeted harts successfully.			
			SBI_ERR_INVALID_ADDRESS start_addr or size is not valid.			
RVS.8.14	8.3 (p.23)	Н	Function: Remote SFENCE.VMA with ASID (FID #2)			
RVS.8.15	8.3 (p.23)	R	struct sbiret sbi_remote_sfence_vma_asid(     unsigned long hart_mask,     unsigned long hart_mask_base,     unsigned long start_addr,     unsigned long size,     unsigned long asid)			

ID	REFERENCE	TYPE	DEFINITION			
RVS.8.16	8.3 (p.23)	R	Instruct the remote harts to execute one or more <b>SFENCE.VMA</b> instructions, covering the range of virtual addresses between <b>start_addr</b> and <b>start_addr + size</b> . This covers only the given ASID.			
RVS.8.17	8.3 (p.23) Table 11	R	The possible error codes returned in <b>sbiret.error</b> are shown in the table below (RFENCE Remote SFENCE.VMA with ASID Errors).			
			Error Code	Description		
			SBI_SUCCESS	IPI was sent to all the targeted harts successfully.		
			SBI_ERR_INVALID_ADDRESS	-		
RVS.8.18	8.4 (p.23)	Н	Function: Remote HFENCE.G	VMA with VMID (FID #3)		
RVS.8.19	8.4 (p.23)	R	struct sbiret sbi remo	te hfence gvma vmid(		
	(1 /		unsigned long ha	rt_mask,		
			unsigned long had unsigned long sta			
			unsigned long size	<del>_</del>		
			unsigned long vm:			
RVS.8.20	8.4 (p.23)	R	Instruct the remote harts to execute one or more <b>HFENCE.GVMA</b> instructions, covering the range of guest physical addresses between <b>start_addr</b> and <b>start_addr + size</b> only for the given <b>VMID</b> . This function			
			call is only valid for harts imple	ementing hypervisor extension.		
RVS.8.21	8.4 (p.23) Table 12	R		rned in <b>sbiret.error</b> are shown in the table NCE.GVMA with VMID Errors).		
			Error Code	Description		
			SBI_SUCCESS	IPI was sent to all the targeted harts successfully.		
			SBI_ERR_NOT_SUPPORTED	This function is not supported as it is not implemented or one of the target hart doesn't support hypervisor extension.		
			SBI_ERR_INVALID_ADDRESS	start_addr or size is not valid.		
RVS.8.22	8.5 (p.24)	Н	Function: Remote HFENCE.G	VMA (FID #4)		
RVS.8.23	8.5 (p.24)	R	struct sbiret sbi_remo	te_hfence_gvma(		
			unsigned long had unsigned long had unsigned long sta	rt_mask, rt_mask_base, art_addr,		
			unsigned long si:	ze)		
RVS.8.24	8.5 (p.24)	R	Instruct the remote harts to execute one or more <b>HFENCE.GVMA</b> instructions, covering the range of guest physical addresses between <b>start_addr</b> and <b>start_addr + size</b> for all the guests.			
RVS.8.25	8.5 (p.24)	R	This function call is only valid for harts implementing hypervisor extension.			
RVS.8.26	8.5 (p.24) Table 13	R		rned in <b>sbiret.error</b> are shown in the table NCE.GVMA with VMID Errors).		
			Error Codo	Description		

Error Code	Description
SBI_SUCCESS	IPI was sent to all the targeted harts successfully.
SBI_ERR_NOT_SUPPORTED	This function is not supported as it is not implemented or one of the target hart doesn't support hypervisor extension.
SBI_ERR_INVALID_ADDRESS	start_addr or size is not valid.

ID	REFERENCE	TYPE	DEFINITION			
RVS.8.27	8.6 (p.24)	Н	Function: Remote HFENCE.V	VMA with ASID (FID #5)		
RVS.8.28	8.6 (p.24)	R	struct sbiret sbi_remote_hfence_vvma_asid(     unsigned long hart_mask,     unsigned long hart_mask_base,     unsigned long start_addr,     unsigned long size,     unsigned long asid)			
RVS.8.29	8.6 (p.24)	R	Instruct the remote harts to execute one or more <b>HFENCE.VVMA</b> instructions, covering the range of guest virtual addresses between <b>start_addr</b> and <b>start_addr + size</b> for the given <b>ASID</b> and current <b>VMID</b> (in <b>hgatp</b> CSR) of calling hart. This function call is only valid for harts implementing hypervisor extension.			
RVS.8.30	8.6 (p.24) Table 14	R	The possible error codes returned in <b>sbiret.error</b> are shown in the tabl below (RFENCE Remote HFENCE.VVMA with ASID Errors).			
			Error Code	Description		
			SBI_SUCCESS	IPI was sent to all the targeted harts successfully.		
			SBI_ERR_NOT_SUPPORTED	This function is not supported as it is not implemented or one of the target hart doesn't support hypervisor extension.		
			SBI_ERR_INVALID_ADDRESS	start_addr or size is not valid.		
RVS.8.31	8.7 (p.25)	Н	Function: Remote HFENCE.V	VMA (FID #6)		
RVS.8.32	8.7 (p.25)	R	struct sbiret sbi_remote_hfence_vvma(     unsigned long hart_mask,     unsigned long hart_mask_base,     unsigned long start_addr,     unsigned long size)			
RVS.8.33	8.7 (p.25)	R	Instruct the remote harts to execute one or more <b>HFENCE.VVMA</b> instructions, covering the range of guest virtual addresses between <b>start_addr</b> and <b>start_addr + size</b> for current <b>VMID</b> (in <b>hgatp</b> CSR) of calling hart. This function call is only valid for harts implementing hypervisor extension.			
RVS.8.34	8.7 (p.25) Table 15	R	The possible error codes returned below (RFENCE Remote HFE	rned in <b>sbiret.error</b> are shown in the table NCE.VVMA Errors).		
			Error Code	Description		
			SBI_SUCCESS	IPI was sent to all the targeted harts successfully.		
			SBI_ERR_NOT_SUPPORTED	This function is not supported as it is not implemented or one of the target hart doesn't support hypervisor extension.		
			SBI_ERR_INVALID_ADDRESS	start_addr or size is not valid.		
RVS.8.35	8.6 (p.25)	Н	Function Listing			

R

RVS.8.36 8.6 (p.25) Table 16 RFENCE Function List

Function Name	SBI Version	FID	EID
sbi_remote_fence_i	0.2	0	0x52464E43
sbi_remote_sfence_vma	0.2	1	0x52464E43
sbi_remote_sfence_vma_asid	0.2	2	0x52464E43
sbi_remote_hfence_gvma_vmid	0.2	3	0x52464E43
sbi_remote_hfence_gvma	0.2	4	0x52464E43
sbi_remote_hfence_vvma_asid	0.2	5	0x52464E43
sbi_remote_hfence_vvma	0.2	6	0x52464E43

## **CHAPTER 9 Hart State Management Extension (EID #0x48534D "HSM")**


ID	REFERENCE	TYPE	DEFINITION
RVS.9.1	9.0 (p.26)	Н	Hart State Management Extension (EID #0x48534D "HSM")
RVS.9.2	9.0 (p.26)	I	The Hart State Management (HSM) Extension introduces a set of hart states and a set of functions which allow the supervisor-mode software to request a hart state change.
RVS.9.3	9.0 (p.26) Table 17	R	The table shown below describes all possible HSM states along with a unique HSM state id for each state (HSM Hart States):

State ID	State Name	Description
0	STARTED	The hart is physically powered-up and executing normally.
1	STOPPED	The hart is not executing in supervisor-mode or any lower privilege mode. It is probably powered-down by the SBI implementation if the underlying platform has a mechanism to physically power-down harts.
2	START_PENDING	Some other hart has requested to start (or power-up) the hart from the STOPPED state and the SBI implementation is still working to get the hart in the STARTED state.
3	STOP_PENDING	The hart has requested to stop (or power-down) itself from the STARTED state and the SBI implementation is still working to get the hart in the STOPPED state.
4	SUSPENDED	This hart is in a platform specific suspend (or low power) state.
5	SUSPEND_PENDING	The hart has requested to put itself in a platform specific low power state from the STARTED state and the SBI implementation is still working to get the hart in the platform specific SUSPENDED state.
6	RESUME_PENDING	An interrupt or platform specific hardware event has caused the hart to resume normal execution from the SUSPENDED state and the SBI implementation is still working to get the hart in the STARTED state.

**RVS.9.5** 

9.0 (p.27)

RVS.9.4 9.0 (p.26) R At any point in time, a hart should be in one of the above mentioned hart states. The hart state transitions by the SBI implementation should follow the state machine shown below



A platform can have multiple harts grouped into hierarchical topology

#### SBI HSM State Machine

which is:

	0.0 (p. <u>_</u> .)	•	groups (namely cores, clusters, nodes, etc.) with separate platform specific low-power states for each hierarchical group.
RVS.9.6	9.0 (p.27)	I	These platform specific low-power states of hierarchical topology groups can be represented as platform specific suspend states of a hart.
RVS.9.7	9.0 (p.27)	R	An SBI implementation can utilize the suspend states of higher topology groups using one of the following approaches:
RVS.9.8	9.0 (p.27)	0	1. <b>Platform-coordinated</b> : In this approach, when a hart becomes idle the supervisor-mode power-managment software will request deepest suspend state for the hart and higher topology groups. An SBI implementation should choose a suspend state at higher topology group

- a. Not deeper than the specified suspend state
- b. Wake-up latency is not higher than the wake-up latency of the specified suspend state

ID	REFERENCE	TYPE	DEFINITION		
RVS.9.9	9.0 (p.27)	0	2. <b>OS-inititated</b> : In this approach, the supervisor-mode power-managment software will directly request a suspend state for higher topology group after the last hart in that group becomes idle. When a hart becomes idle, the supervisor-mode power-managment software will always select suspend state for the hart itself but it will select a suspend state for a higher topology group only if the hart is the last running hart in the group. An SBI implementation should:  a. Never choose a suspend state for higher topology group different from the specified suspend state  b. Always prefer most recent suspend state requested for higher topology group		
RVS.9.10	9.1 (p.27)	Н	Function: Hart start (FID #0)		
RVS.9.11	9.1 (p.27, p.28)	R	<pre>struct sbiret sbi_hart_start(unsigned long hartid,     unsigned long start_addr,     unsigned long opaque)</pre>		
RVS.9.12	9.1 (p.28) Table 18	R	Request the SBI implementation to start executing the target hart in supervisor-mode, at the address specified by <b>start_addr</b> , with the specific register values described in the table below.  Register Name Register Value		
			satp	0	
			sstatus.SIE	0	
			a0	hartid	
			a1	opaque parameter	
			All other registers remain in an u	ndefined state.	
RVS.9.13	9.1 (p.28)	С	A single unsigned long parameter is sufficient as <b>start_addr</b> , because the hart will start execution in supervisor-mode with the MMU off, hence <b>start_addr</b> must be less than XLEN bits wide.		
RVS.9.14	9.1 (p.28)	R	This call is asynchronous — more specifically, the <b>sbi_hart_start()</b> may return before the target hart starts executing as long as the SBI implementation is capable of ensuring the return code is accurate.		
RVS.9.15	9.1 (p.28)	R	If the SBI implementation is a platform runtime firmware executing in machine-mode (M-mode), then it MUST configure any physical memory protection it supports, such as that defined by PMP, and other M-mode state, before transferring control to supervisor-mode software.		
RVS.9.16	9.1 (p.28)	R	The <b>hartid</b> parameter specifie	s the target hart which is to be started.	
RVS.9.17	9.1 (p.28)	R		points to a runtime-specified physical tart executing in supervisor-mode.	
RVS.9.18	9.1 (p.28)	R	The <b>opaque</b> parameter is an register when the hart starts e	XLEN-bit value which will be set in the a1 xecuting at <b>start_addr</b> .	

RVS.9.19 9.1 (p.28) R The possible error codes returned in **sbiret.error** are shown in the table below.

Error Code	Description
SBI_SUCCESS	Hart was previously in stopped state. It will start executing from <b>start_addr</b> .
SBI_ERR_INVALID_ADDRESS	start_addr is not valid, possibly due to the following reasons:  * It is not a valid physical address.  * Executable access to the address is prohibited by a physical memory protection mechanism or H-extension G-stage for supervisor-mode.
SBI_ERR_INVALID_PARAM	hartid is not a valid hartid as the corresponding hart cannot be started in supervisor mode.
SBI_ERR_ALREADY_AVAILABLE	The given hartid is already started.
SBI_ERR_FAILED	The start request failed for unspecified or unknown other reasons.

RVS.9.20	9.2 (p.29)	Н	Function: Hart stop (FID #1)	

RVS.9.22 9.2 (p.29) R Request the SBI implementation to stop executing the calling hart in supervisor-mode and return its ownership to the SBI implementation.

RVS.9.23 9.2 (p.29) R This call is not expected to return under normal conditions.

RVS.9.24 9.2 (p.29) R The **sbi\_hart\_stop()** must be called with supervisor-mode interrupts disabled.

RVS.9.25 9.2 (p.29) R The possible error codes returned in **sbiret.error** are shown in the table below. HSM Hart Stop Errors.

Error Code	Description		
SBI_ERR_FAILED	Failed to stop execution of the current hart		

RVS.9.26 9.3 (p.29) H Function: Hart get status (FID #2)

RVS.9.27 9.3 (p.29) R struct sbiret sbi\_hart\_get\_status( unsigned long hartid)

RVS.9.28 9.3 (p.29) R Get the current status (or HSM state id) of the given hart in **sbiret.value**, or an error through sbiret.error.

RVS.9.29 9.3 (p.29) R The **hartid** parameter specifies the target hart for which status is required.

RVS.9.30 9.3 (p.29) R The possible status (or HSM state id) values returned in **sbiret.value** are described in RVS.9.3.

RVS.9.31 9.3 (p.29) R The possible error codes returned in **sbiret.error** are shown in the table below. HSM Hart Get Status Errors

Error Code	Description
SBI_ERR_INVALID_PARAM	The given <b>hartid</b> is not valid.

RVS.9.32 9.3 (p.29)

The harts may transition HSM states at any time due to any concurrent sbi\_hart\_start() or sbi\_hart\_stop() or sbi\_hart\_suspend() calls, the return value from this function may not represent the actual state of the hart at the time of return value verification.

RVS.9.33 9.4 (p.30) H Function: Hart suspend (FID #3)

			, ,	·	
ID	REFERENCE	TYPE	DEFINITION		
RVS.9.34	9.4 (p.30)	R	<pre>struct sbiret sbi_hart_suspend(     uint32_t suspend_type,     unsigned long resume_addr,     unsigned long opaque)</pre>		
RVS.9.35	9.4 (p.30)	R	Request the SBI implementation to put the calling hart in a platform specific suspend (or low power) state specified by the suspend_type parameter.		
RVS.9.36	9.4 (p.30)	R		ome out of suspended state and resume eceives an interrupt or platform specific	
RVS.9.37	9.4 (p.30)	I	The platform specific suspend non-retentive in nature.	states for a hart can be either retentive or	
RVS.9.38	9.4 (p.30)	R	A retentive suspend state will all privilege modes	preserve hart register and CSR values for	
RVS.9.39	9.4 (p.30)	R	whereas a non-retentive su and CSR values.	spend state will not preserve hart register	
RVS.9.40	9.4 (p.30)	R	Resuming from a retentive suspend state is straight forward and the supervisor-mode software will see SBI suspend call return without any failures. The <b>resume_addr</b> parameter is unused during retentive suspend.		
RVS.9.41	9.4 (p.30) Table 22	R	Resuming from a non-retentive suspend state is relatively more involved and requires software to restore various hart registers and CSRs for all privilege modes. Upon resuming from non-retentive suspend state, the hart will jump to supervisor-mode at address specified by <b>resume_addr</b> with specific registers values described in the table below.		
			Register Name	Register Value	
			satp	0	
			sstatus.SIE	0	
			a0	hartid	
			a1	opaque parameter	
			All other registers remain in an u	ndefined state.	
RVS.9.42	9.4 (p.30)	С		rameter is sufficient for resume_addr, e execution in supervisor-mode with the	
RVS.9.43				iliusi de less tilali ALLIN dits Wide.	
	9.4 (p.30) Table 23	R	The <b>suspend_type</b> paramete are shown in the table below	r is 32 bits wide and the possible values	
	.,	R	. —	r is 32 bits wide and the possible values	
	.,	R	are shown in the table below		
	.,	R	are shown in the table below  Value	r is 32 bits wide and the possible values  Description	
	.,	R	value 0x00000000	Description Default retentive suspend	
	.,	R	Value  0x00000000  0x00000001 - 0x0FFFFFF	Description Default retentive suspend Reserved for future use	
	.,	R	Value           0x00000000           0x10000000 - 0x0FFFFFFF           0x10000000 - 0x7FFFFFFF	Description Default retentive suspend Reserved for future use Platform specific retentive suspend	
	.,	R	Value           0x00000000           0x00000001 - 0x0FFFFFF           0x10000000 - 0x7FFFFFF           0x80000000	Description Default retentive suspend Reserved for future use Platform specific retentive suspend Default non-retentive suspend	

a non-retentive suspend.

RVS.9.45 9.4 (p.31) R The **opaque** parameter is an XLEN-bit value which will be set in the a1 register when the hart resumes execution at **resume\_addr** after a non-retentive suspend.

RVS.9.46 9.4 (p.31) R The possible error codes returned in **sbiret.error** are shown in the table below. HSM Hart Suspend Errors

Error Code	Description
SBI_SUCCESS	Hart has suspended and resumed successfully from a retentive suspend state.
SBI_ERR_INVALID_PARAM	<b>suspend_type</b> is reserved or is platform-specific and unimplemented.
SBI_ERR_NOT_SUPPORTED	suspend_type is not reserved and is implemented, but the platform does not support it due to one or more missing dependencies.
SBI_ERR_INVALID_ADDRESS	resume_addr is not valid, possibly due to the following reasons:  * It is not a valid physical address.  * Executable access to the address is prohibited by a physical memory protection mechanism or H-extension G-stage for supervisor-mode.
SBI_ERR_FAILED	The suspend request failed for unspecified or unknown other reasons.

RVS.9.47 9.5 (p.31) H Function Listing RVS.9.48 9.5 (p.31) R HSM Function List

Table 25

Function Name	SBI Version	FID	EID
sbi_hart_start	0.2	0	0x48534D
sbi_hart_stop	0.2	1	0x48534D
sbi_hart_get_status	0.2	2	0x48534D
sbi hart suspend	0.3	3	0x48534D

## CHAPTER 10 System Reset Extension (EID #0x53525354 "SRST")

ID	REFERENCE	TYPE	DEFINITION		
RVS.10.1	10.0 (p.32)	Н	System Reset Extension (EID #0x53525354 "SRST")		
RVS.10.2	10.0 (p.32)	I	The System Reset Extension provides a function that allow the supervisor software to request system-level reboot or shutdown.		
RVS.10.3	10.0 (p.32)	1	The term "system" refers to the world-view of supervisor software and the underlying SBI implementation could be provided by machine mode firmware or a hypervisor.		
RVS.10.4	10.1 (p.32)	Н	Function: System reset (FID #0)	)	
RVS.10.5	10.1 (p.32)	R	struct sbiret sbi_systemuint32_t reset_type	m_reset( pe, uint32_t reset_reason)	
RVS.10.6	10.1 (p.32)	R	Reset the system based on prov	vided reset_type and reset_reason.	
RVS.10.7	10.1 (p.32)	R	This is a synchronous call and c	does not return if it succeeds.	
RVS.10.8	10.1 (p.32) Table 26	R	•	32 bits wide and it's possible values are	
			Value	Description	
			0x00000000	Shutdown	
			0x00000001	Cold reboot	
			0x00000002	Warm reboot	
			0x00000003 - 0xEFFFFFF	Reserved for future use	
			0xF0000000 - 0xFFFFFFF	Vendor or platform specific reset type	
RVS.10.9	10.1 (p.32) Table 27	R		al parameter representing the reason for 32 bits wide with possible values shown	
			Value	Description	
			0x00000000	No reason	
			0x0000001	System failure	
			0x00000002 - 0xDFFFFFF	Reserved for future use	
			0xE0000000 - 0xEFFFFFF	SBI implementation specific reset reason	
			0xF0000000 - 0xFFFFFFF	Vendor or platform specific reset reason	
RVS.10.10	10.1 (p.32)	R	provided by machine mode equivalent to a physical power eboot is equivalent to a physical processor and parts of the sexample, on a server class sy	nning natively, the SBI implementation is firmware. In this case, shutdown is er down of the entire system and cold sical power cycle of the entire system. Evalent to a power cycle of the main system, but not the entire system. For system with a BMC (board management not power cycle the BMC whereas a cold to the BMC.	
RVS.10.11	10.1 (p.33)	R	implementation is provided by a	unning inside a virtual machine, the SBI a hypervisor. Shutdown, cold reboot and onally the same as the native case, but power changes.	

Н

R

RVS.10.12 10.1 (p.33) R Table 28 The possible error codes returned in **sbiret.error** are shown in the table below. SRST System Reset Errors

Error Code	Description
SBI_ERR_INVALID_PARAM	At least one of reset_type or reset_reason is reserved or is platform-specific and unimplemented.
SBI_ERR_NOT_SUPPORTED	reset_type is not reserved and is implemented, but the platform does not support it due to one or more missing dependencies.
SBI_ERR_FAILED	The reset request failed for unspecified or unknown other reasons.

RVS.10.13 10.2 (p.33)

Function Listing

RVS.10.14 10.2 (p.33) Table 29 **SRST Function List** 

Function Name	SBI Version	FID	EID
sbi_system_reset	0.3	0	0x53525354

## **CHAPTER 11 Performance Monitoring Unit Extension (EID #0x504D55 "PMU")**

ID	REFERENCE	TYPE	DEFINITION
RVS.11.1	11.0 (p.34)	Н	Performance Monitoring Unit Extension (EID #0x504D55 "PMU")
RVS.11.2	11.0 (p.34)	I	The RISC-V hardware performance counters such as <b>mcycle</b> , <b>minstret</b> , and <b>mhpmcounterX</b> CSRs are accessible as read-only from supervisor-mode using <b>cycle</b> , <b>instret</b> , and <b>hpmcounterX</b> CSRs.
RVS.11.3	11.0 (p.34)	I	The SBI performance monitoring unit (PMU) extension is an interface for supervisor-mode to configure and use the RISC-V hardware performance counters with assistance from the machine-mode (or hypervisor-mode).
RVS.11.4	11.0 (p.34)	R	These hardware performance counters can only be started, stopped, or configured from machine-mode using <b>mcountinhibit</b> and <b>mhpmeventX</b> CSRs. Due to this, a machinemode SBI implementation may choose to disallow SBI PMU extension if <b>mcountinhibit</b> CSR is not implemented by the RISC-V platform.
RVS.11.5	11.0 (p.34)	I	A RISC-V platform generally supports monitoring of various hardware events using a limited number of hardware performance counters which are up to 64 bits wide. In addition, a SBI implementation can also provide firmware performance counters which can monitor firmware events such as number of misaligned load/store instructions, number of RFENCEs, number of IPIs, etc.
RVS.11.6	11.0 (p.34)	R	All firmware counters must have same number of bits and can be up to 64 bits wide.
RVS.11.7	11.0 (p.34)	I	The SBI PMU extension provides:  1. An interface for supervisor-mode software to discover and configure per-hart hardware/firmware counters  2. A typical perf compatible interface for hardware/firmware performance counters and events  3. Full access to microarchitecture's raw event encodings
RVS.11.8	11.0 (p.34)	R	To define SBI PMU extension calls, we first define important entities <b>counter_idx</b> , <b>event_idx</b> , and <b>event_data</b> .
RVS.11.9	11.0 (p.34)	R	The <b>counter_idx</b> is a logical number assigned to each hardware/firmware counter.
RVS.11.10	11.0 (p.34)	R	The <b>event_idx</b> represents a hardware (or firmware) event whereas the event_data is 64 bits wide and represents additional configuration (or parameters) for a hardware (or firmware) event.
RVS.11.11	11.0 (p.34)	R	The event_idx is a 20 bits wide number encoded as follows: event_idx[19:16] = type event_idx[15:0] = code
RVS.11.12	11.1 (p.34)	Н	Event: Hardware general events (Type #0)
RVS.11.13	11.1 (p.34)	R	The $event\_idx.type$ (i.e. event type) should be $0x0$ for all hardware general events $\dots$

RVS.11.14 11.1 (p.34) R ... and each hardware general event is identified by an unique event\_idx.code (i.e. event code) described in the table below.

General Event Name	Code	Description
SBI_PMU_HW_NO_EVENT	0	Unused event because event_idx cannot be zero
SBI_PMU_HW_CPU_CYCLES	1	Event for each CPU cycle
SBI_PMU_HW_INSTRUCTIONS	2	Event for each completed instruction
SBI_PMU_HW_CACHE_REFERENCES	3	Event for cache hit
SBI_PMU_HW_CACHE_MISSES	4	Event for cache miss
SBI_PMU_HW_BRANCH_INSTRUCTIONS	5	Event for a branch instruction
SBI_PMU_HW_BRANCH_MISSES	6	Event for a branch misprediction
SBI_PMU_HW_BUS_CYCLES	7	Event for each BUS cycle
SBI_PMU_HW_STALLED_CYCLES_FRONTEND	8	Event for a stalled cycle in microarchitecture frontend
SBI_PMU_HW_STALLED_CYCLES_BACKEND	9	Event for a stalled cycle in microarchitecture backend
SBI_PMU_HW_REF_CPU_CYCLES	10	Event for each reference CPU cycle

RVS.11.15	11.1 (p.35)	R	The <b>event_data</b> (i.e. event data) is unused for hardware general events
RVS.11.16	11.1 (p.35)	R	and all non-zero values of <b>event_data</b> are reserved for future use
RVS.11.17	11.1 (p.35)	С	A RISC-V platform might halt the CPU clock when it enters WAIT state using the WFI instruction or enters platform specific SUSPEND state using the SBI HSM hart suspend call.
RVS.11.18	11.1 (p.35)	С	The <b>SBI_PMU_HW_CPU_CYCLES</b> event counts CPU clock cycles as counted by the <b>cycle</b> CSR. These may be variable frequency cycles, and are not counted when the CPU clock is halted.
RVS.11.19	11.1 (p.35)	С	The <b>SBI_PMU_HW_REF_CPU_CYCLES</b> counts fixed-frequency clock cycles while the CPU clock is not halted. The fixed-frequency of counting might, for example, be the same frequency at which the <b>time</b> CSR counts.
RVS.11.20	11.1 (p.35)	С	The <b>SBI_PMU_HW_BUS_CYCLES</b> counts fixed-frequency clock cycles. The fixed frequency of counting might be the same frequency at which the <b>time</b> CSR counts, or may be the frequency of the clock at the boundary between the hart (and it's private caches) and the rest of the system.
RVS.11.21	11.2 (p.35)	Н	Event: Hardware cache events (Type #1)
RVS.11.22	11.2 (p.35, p.36)	R	The <b>event_idx.type</b> (i.e. event type) should be <b>0x1</b> for all hardware cache events and each hardware cache event is identified by an unique

event\_idx.code[15:3] = cache\_id
event\_idx.code[2:1] = op\_id
event\_idx.code[0:0] = result\_id

event\_idx.code (i.e. event code) which is encoded as follows:

RVS.11.34 11.4 (p.37)

R

events ...

RVS.11.23	11.2 (p.36) Table 31	R	Below tables show possible valuable cache event id). PMU Cache Event		event_idx.c	code.cache_id (i.e.
			Cache Event Name	Event ID	D	escription
			SBI_PMU_HW_CACHE_L1D	0	+	cache event
			SBI_PMU_HW_CACHE_L1I	1	Level1 instr	uction cache event
			SBI_PMU_HW_CACHE_LL 2 Last level cache event		ache event	
			SBI_PMU_HW_CACHE_DTLB	3	Data TLB e	vent
				4	Instruction <sup>-</sup>	TLB event
				5	<u> </u>	dictor unit event
			SBI_PMU_HW_CACHE_NODE	6	NUMA node	e cache event
RVS.11.24	11.2 (p.36) Table 32	R	Below table show possible value operation id). PMU Cache Opera		ent_idx.co	de.op_id (i.e. cache
			Cache Operation Name	C	peration ID	Description
			SBI_PMU_HW_CACHE_OP_READ			Read cache line
			SBI_PMU_HW_CACHE_OP_WRIT			Write cache line
			SBI_PMU_HW_CACHE_OP_PREF	ETCH 2		Prefetch cache line
RVS.11.25	11.2 (p.36) Table 33	R	Below table show possible val cache result id). PMU Cache Op			code.result_id (i.e.
			Cache Result Name		Result ID	Description
			SBI_PMU_HW_CACHE_RESULT_	ACCESS	0	Cache access
			SBI_PMU_HW_CACHE_RESULT_	MISS	1	Cache miss
	11.2 (p.36)	R	The <b>event_data</b> (i.e. event data)			
RVS.11.27	11.2 (p.36)	R	and all non-zero values of <b>eve</b>	nt_data	are reserve	ed for future use.
RVS.11.28	11.3 (p.36)	Н	Event: Hardware raw events (Typ	pe #2)		
RVS.11.29	11.3 (p.36)	R	The <b>event_idx.type</b> (i.e. event tyevents and <b>event_idx.code</b> (i.e.			
RVS.11.30	11.3 (p.36)	R	event_data configuration (or par	On RISC-V platform with 32 bits wide <b>mhpmeventX</b> CSRs, the <b>event_data</b> configuration (or parameter) should have the 32-bit value to to be programmed in the <b>mhpmeventX</b> CSR.		
RVS.11.31	11.3 (p.36, p.37)	R	On RISC-V platform with 64 bits wide <b>mhpmeventX</b> CSRs, the <b>event_data</b> configuration (or parameter) should have the 48-bit value to to be programmed in the lower 48-bits of <b>mhpmeventX</b> CSR and the SBI implementation shall determine the value to be programmed in the upper 16 bits of <b>mhpmeventX</b> CSR.			
RVS.11.32	11.3 (p.37)	С	The RISC-V platform hardware the expected value to be writter event. In case of hardware general hardware implementation may unexpected value for simplicity	n to <b>mh</b> p eral/cach	omeventX ( ne events, t	OSR for a hardware he RISC-V platform
RVS.11.33	11.4 (p.37)	Н	Event: Firmware events (Type #1	15)		
	. ,					

The event\_idx.type (i.e. event type) should be 0xf for all firmware

R

RVS.11.35 11.4 (p.37) Table 34 ... and each firmware event is identified by an unique **event\_idx.code** (i.e. event code) described in the table below. PMU Firmware Events

Firmware Event Name	Code	Description
SBI PMU FW MISALIGNED LOAD	0	Misaligned load trap event
SBI PMU FW MISALIGNED STORE	1	Misaligned store trap event
SBI PMU FW ACCESS LOAD	2	Load access trap event
SBI PMU FW ACCESS STORE	3	Store access trap event
SBI PMU FW ILLEGAL INSN	4	Illegal instruction trap event
SBI PMU FW SET TIMER	5	Set timer event
SBI PMU FW IPI SENT	6	Sent IPI to other hart event
SBI PMU FW IPI RECEIVED	7	Received IPI from other hart
OBI_1 WIO_1 W_III 1_1(2021V28	•	event
SBI_PMU_FW_FENCE_I_SENT	8	Sent FENCE.I request to other hart event
SBI_PMU_FW_FENCE_I_RECEIVED	9	Received FENCE.I request from other hart event
SBI_PMU_FW_SFENCE_VMA_SENT	10	Sent SFENCE.VMA request to other hart event
SBI_PMU_FW_SFENCE_VMA_RECEIVED	11	Received SFENCE.VMA request from other hart event
SBI_PMU_FW_SFENCE_VMA_ASID_ SENT	12	Sent SFENCE.VMA with ASID request to other hart event
SBI_PMU_FW_SFENCE_VMA_ASID_ RECEIVED	13	Received SFENCE.VMA with ASID request from other hart event
SBI_PMU_FW_HFENCE_GVMA_SEN T	14	Sent HFENCE.GVMA request to other hart event
SBI_PMU_FW_HFENCE_GVMA_RE CEIVED	15	Received HFENCE.GVMA request from other hart event
SBI_PMU_FW_HFENCE_GVMA_VMI D_SENT	16	Sent HFENCE.GVMA with VMID request to other hart event
SBI_PMU_FW_HFENCE_GVMA_VMI D_RECEIVED	17	Received HFENCE.GVMA with VMID request from other hart event
SBI_PMU_FW_HFENCE_VVMA_SEN T	18	Sent HFENCE.VVMA request to other hart event
SBI_PMU_FW_HFENCE_VVMA_REC EIVED	19	Received HFENCE.VVMA request from other hart event
SBI_PMU_FW_HFENCE_VVMA_ASI D_SENT	20	Sent HFENCE.VVMA with ASID request to other hart event
SBI_PMU_FW_HFENCE_VVMA_ASI D_RECEIVED	21	Received HFENCE.VVMA with ASID request from other hart event
Reserved	22-255	Reserved for future use
Implementation specific events	256- 65534	SBI implementation specific firmware events
SBI_PMU_FW_PLATFORM	65535	RISC-V platform specific firmware events, where the event_data configuration (or parameter) contains the event encoding.

RVS.11.36 11.4 (p.38)

R

For all firmware events except SBI\_PMU\_FW\_PLATFORM, the **event\_data** configuration (or parameter) is unused ...

ID	REFERENCE	TYPE	DEFINITION		
RVS.11.37	11.4 (p.38)	R	and all non-zero values of <b>event_data</b> are reserved for future use.		
RVS.11.38	11.5 (p.38)	Н	Function: Get number of counters (FID #0)		
RVS.11.39	11.5 (p.38)	R	struct sbiret sbi_pmu_num_counters()		
RVS.11.40	11.5 (p.38)	R	Returns the number of counters (both hardware and firmware) in <b>sbiret.value</b> and always returns SBI_SUCCESS in sbiret.error.		
RVS.11.41	11.6 (p.38)	Н	Function: Get details of a counter (FID #1)		
RVS.11.42	11.6 (p.38)	R	struct sbiret sbi_pmu_co unsigned lon	unter_get_info( g counter_idx)	
RVS.11.43	11.6 (p.38)	R	Get details about the specified c width of the counter, type of cour	ounter such as underlying CSR number, nter hardware/firmware, etc.	
RVS.11.44	11.6 (p.39)	R	The counter_info returned by this SBI call is encoded as follows:  counter_info[11:0] = CSR (12bit CSR number)  counter_info[17:12] = Width (One less than number of  bits in CSR)  counter_info[XLEN-2:18] = Reserved for future use  counter_info[XLEN-1]=Type (0=hardware and 1=firmware)		
RVS.11.45	11.6 (p.39)	R	If counter_info.type == counter_info.width should be ig	1 then counter_info.csr and gnored.	
RVS.11.46	11.6 (p.39)	R	Returns the <b>counter_info</b> descri	lead above in abinativative	
	(1 /		restarrio and Gournes_inite accord	bed above in <b>spiret.value</b> .	
RVS.11.47	11.6 (p.39) Table 35	R	_	ed in sbiret.error are shown in the table	
RVS.11.47	11.6 (p.39)		The possible error codes returned	ed in sbiret.error are shown in the table	
RVS.11.47	11.6 (p.39)		The possible error codes returned below. PMU Counter Get Info Er	ed in sbiret.error are shown in the table rors	
RVS.11.47	11.6 (p.39)		The possible error codes returns below. PMU Counter Get Info Er	ed in sbiret.error are shown in the table rors  Description	
	11.6 (p.39)		The possible error codes returns below. PMU Counter Get Info Er  Error Code  SBI_SUCCESS	Description  counter_info read successfully.  counter_idx points to an invalid counter.	
RVS.11.48	11.6 (p.39) Table 35	R	The possible error codes returns below. PMU Counter Get Info Er  Error Code  SBI_SUCCESS  SBI_ERR_INVALID_PARAM	Description  counter_info read successfully.  counter_idx points to an invalid counter.  matching counter (FID #2)  unter_config_matching( ter_idx_base, ter_idx_mask, ig_flags, t_idx,	
RVS.11.48 RVS.11.49	11.6 (p.39) Table 35	R H	The possible error codes returns below. PMU Counter Get Info Error Code  Error Code  SBI_SUCCESS  SBI_ERR_INVALID_PARAM  Function: Find and configure a material struct shire the shill shill be	Description  counter_info read successfully.  counter_idx points to an invalid counter.  matching counter (FID #2)  unter_config_matching( ter_idx_base, ter_idx_mask, ig_flags, t_idx, a)  m a set of counters which is not started	

RVS.11.52 11.7 (p.39) R
Table 36 The **config\_flags** parameter represents additional counter configuration and filter flags. The bit definitions of the **config\_flags** parameter are shown in the table below. PMU Counter Config Match Flags

Flag Name	Bits	Description
SBI_PMU_CFG_FLAG_SKIP_MATCH	0:0	Skip the counter matching
SBI_PMU_CFG_FLAG_CLEAR_VALUE	1:1	Clear (or zero) the counter value in counter configuration
SBI_PMU_CFG_FLAG_AUTO_START	2:2	Start the counter after configuring a matching counter
SBI_PMU_CFG_FLAG_SET_VUINH	3:3	Event counting inhibited in VU-mode
SBI_PMU_CFG_FLAG_SET_VSINH	4:4	Event counting inhibited in VS-mode
SBI_PMU_CFG_FLAG_SET_UINH	5:5	Event counting inhibited in U-mode
SBI_PMU_CFG_FLAG_SET_SINH	6:6	Event counting inhibited in S-mode
SBI_PMU_CFG_FLAG_SET_MINH	7:7	Event counting inhibited in M-mode
RESERVED	8:(XLEN-1)	All non-zero values are reserved for future use

RVS.11.53	11.7 (p.40)	С	Whe	n SB	I_PMU_CF	G_FLAG_S	KIP_M	ATCH	is set in o	config_	flags	, the
			SBI	imple	mentation	will uncond	itionally	/ selec	t the first	counter	r from	ı the
			set	of	counters	specified	by	the	counter	_idx_ba	ase	and
			cour	nter	idx mask.							

RVS.11.54 11.7 (p.40)	С	The SBI_PMU_CFG_FLAG_AUTO_START flag in config_flags has no
		impact on the counter value.

RVS.11.55 11.7 (p.40) C The **config\_flags[3:7]** bits are event filtering hints so these can be ignored or overridden by the SBI implementation for security concerns or due to lack of event filtering support in the underlying RISC-V platform

RVS.11.56 11.7 (p.40) R Returns the **counter\_idx** in **sbiret.value** upon success.

RVS.11.57 11.7 (p.40) R In case of failure, the possible error codes returned in **sbiret.error** are shown in the table below. PMU Counter Config Match Errors

Error Code	Description
SBI_SUCCESS	counter found and configured successfully.
SBI_ERR_INVALID_PARAM	set of counters has at least one invalid counter.
SBI_ERR_NOT_SUPPORTED	none of the counters can monitor the specified event.

RVS.11.58 11.8 (p.41) H Function: Start a set of counters (FID #3)

uint64\_t initial\_value)

ID REFEREN	CE TYPE	DEFINITION
------------	---------	------------

RVS.11.60 11.8 (p.41)	R	Start or enable a set of counters on the calling hart with the specified
		initial value. The <b>counter_idx</b> _base and <b>counter_idx_mask</b>
		parameters represent the set of counters whereas the initial_value
		parameter specifies the initial value of the counter.

RVS.11.61 11.8 (p.41) R The bit definitions of the start\_flags parameter are shown in the table below. PMU Counter Start Flags

Flag Name	Bits	Description
SBI_PMU_START_SET_INIT_VALUE	0:0	Set the value of counters based on the initial_value parameter
SBI_PMU_START_FLAG_INIT_SNAP SHOT		Initialize the given counters from shared memory if available.
RESERVED	2:(XLEN-1)	Reserved for future use

RVS.11.62 11.8 (p.41	1) C	When SBI_PMU_START_SET_INIT_VALUE is not set in start_flags, the
		counter value will not be modified and event counting will start from
		current counter value.

RVS.11.66 11.8 (p.41) R Table 39 The possible error codes returned in **sbiret.error** are shown in the table below. PMU Counter Start Errors

Error Code	Description
SBI_SUCCESS	counter started successfully
SBI_ERR_INVALID_PARAM	set of counters has at least one invalid counter.
SBI_ERR_ALREADY_STARTED	set of counters includes at least one counter which is already started.
SBI_ERR_NO_SHMEM	the snapshot shared memory is not available and SBI_PMU_START_FLAG_INIT_SNAPSHO T is set in the flags.

RVS.11.67	11.9 (p.42)	Н	Function: Stop a set of counters (FID #4)
RVS.11.68	11.9 (p.42)	R	struct sbiret sbi_pmu_counter_stop(
			unsigned long counter_idx_base,
			unsigned long counter_idx_mask,
			unsigned long stop_flags)

RVS.11.69 11.9 (p.42) R Stop or disable a set of counters on the calling hart. The counter\_idx\_base and counter\_idx\_mask parameters represent the set of counters.

RVS.11.70 11.9 (p.42) R The bit definitions of the stop\_flags parameter are shown in the table below. PMU Counter Stop Flags

Flag Name	Bits	Description
SBI_PMU_STOP_FLAG_RESET	0:0	Reset the counter to event mapping.
SBI_PMU_STOP_FLAG_TAKE_SNAP SHOT	1:1	Save a snapshot of the given counter's values in the shared memory if available.
RESERVED	2:(XLEN-1)	Reserved for future use

RVS.11.71	11.9 (p.42)	R	The	shared	memory	address	must	be	set	during	boot	via
					pshot_set				befo			the
			SBI_	PMU_ST	OP_FLAG_	_TAKE_SI	NAPSH	OT fla	ıg ma	y be use	d.	
RVS.11.72	11.9 (p.42)	R	The S	SBI imple	ementation	must save	e the cu	ırrent	value	e of all th	ne stop	ped
			coun	ters	in	the	sha	ared		memor	У	if
			SBI	PMU ST	OP FLAG	TAKE SI	NAPSH(	Si TC	set.			

RVS.11.73 11.9 (p.42) R The values corresponding to all other counters must not be modified.

RVS.11.74 11.9 (p.42) R The SBI implementation must additionally update the overflown counter bitmap in the shared memory.

RVS.11.75 11.9 (p.42) R Table 41 The possible error codes returned in **sbiret.error** are shown in the table below. PMU Counter Stop Errors

Error Code	Description
SBI_SUCCESS	counter stopped successfully.
SBI_ERR_INVALID_PARAM	set of counters has at least one invalid counter.
SBI_ERR_ALREADY_STOPPED	set of counters includes at least one counter which is already stopped.
SBI_ERR_NO_SHMEM	the snapshot shared memory is not available and SBI_PMU_STOP_FLAG_TAKE_SNAPSHO T is set in the flags.

RVS.11.76 11	.10 (p.43)	Н	Function: Read a firmware counter (FID #5)
RVS.11.77 11	.10 (p.43)	R	<pre>struct sbiret sbi_pmu_counter_fw_read(     unsigned long counter_idx)</pre>

RVS.11.78 11.10 (p.43) R Provide the current firmware counter value in **sbiret.value**.

RVS.11.79 11.10 (p.43) R On RV32 systems, the **sbiret.value** will only contain the lower 32 bits of the current firmware counter value.

RVS.11.80 11.10 (p.43) R Table 42 The possible error codes returned in **sbiret.error** are shown in the table below. PMU Counter Firmware Read Errors

Error Code	Description
SBI_SUCCESS	firmware counter read successfully.
SBI_ERR_INVALID_PARAM	<b>counter_idx</b> points to a hardware counter or an invalid counter.

ID	REFERENCE	TYPE	DEFINITION		
RVS.11.83	11.11 (p.43)	R	Provide the upper 32 bits of the current firmware counter value in <b>sbiret.value</b> .		
RVS.11.84	11.11 (p.43)	R	This function always returns zero in <b>sbiret.value</b> for RV64 (or higher) systems.		
RVS.11.85	11.11 (p.43) Table 43	R	The possible error codes returned in <b>sbiret.error</b> are shown in the table below. PMU Counter Firmware Read High Errors		
			Error Code	Description	
			SBI_SUCCESS	Firmware counter read successfully.	
			SBI_ERR_INVALID_PARAM counter_idx points to a hardware count an invalid counter.		
RVS.11.86	11.12 (p.43)	Н	Function: Set PMU snapshot	shared memory (FID #7)	
RVS.11.87	11.12 (p.43)	R	<pre>struct sbiret sbi_pmu_snapshot_set_shmem(     unsigned long shmem_phys_lo,     unsigned long shmem_phys_hi,     unsigned long flags)</pre>		
RVS.11.88	11.12 (p.43)	R	Set and enable the PMU snapshot shared memory on the calling hart.		
RVS.11.89	11.12 (p.43, p.44)	R	If both <b>shmem_phys_lo</b> and <b>shmem_phys_hi</b> parameters are not allones bitwise then <b>shmem_phys_lo</b> specifies the lower XLEN bits and <b>shmem_phys_hi</b> specifies the upper XLEN bits of the snapshot shared memory physical base address.		
RVS.11.90	11.12 (p.43)	R	The <b>shmem_phys_lo</b> MUST be 4096 bytes (i.e. page) aligned and the size of the snapshot shared memory must be 4096 bytes.		
RVS.11.91	11.12 (p.44) Table 44	R	The layout of the snapshot below. SBI PMU Snapshot sh	shared memory is described in the table ared memory layout	

Name	Offset	Size	Description
counter_overflow_bitmap	0x0000	8	A bitmap of all logical overflown counters relative to the <b>counter_idx_base</b> . This is valid only if the <b>Sscofpmf</b> ISA extension is available. Otherwise, it must be zero.
counter_values	0x0008	512	An array of 64-bit logical counters where each index represents the value of each logical counter associated with hardware/firmware relative to the <b>counter_idx_base</b> .
Reserved	0x0208	3576	Reserved for future use

			Reserved	0x0208 3576	Reserved for future use
RVS.11.92	11.12 (p.44)	R			<b>n_phys_hi</b> parameters are all-ones d memory is cleared and disabled.
RVS.11.93	11.12 (p.44)	R	The <b>flags</b> parameter is re	eserved for fo	uture use and must be zero.
RVS.11.94	11.12 (p.44)	R	This is an optional functi to implement it.	on and the S	BI implementation may choose not
RVS.11.95	11.12 (p.44)	R	•		e should be made in a backward ated with an SBI version.
RVS.11.96	11.12 (p.44)	R	counter_values array a present in the sbi_pm	are relative w <b>u_counter_s</b> ne users to u	e counter_overflow_bitmap and v.r.t to counter_idx_base argument stop and sbi_pmu_counter_start se snapshot feature for more than

ID	REFERENCE	TYPE	DEFINITION

RVS.11.97 11.12 (p.44)	R	This function should be invoked only once per hart at boot time.	
RVS.11.98 11.12 (p.44)	R	Once configured, the SBI implementation has read/write access to the shared memory when <b>sbi_pmu_counter_stop</b> is invoked with the SBI_PMU_STOP_FLAG_TAKE_SNAPSHOT flag set.	
RVS.11.99 11.12 (p.44)	R	The SBI implementation has read only access when <b>sbi_pmu_counter_start</b> is invoked with the SBI_PMU_START_FLAG_INIT_SNAPSHOT flag set.	
RVS.11.100 11.12 (p.44)	R	The SBI implementation must not access this memory any other time.	
RVS.11.101 11.12 (p.44) Table 45	R	The possible error codes returned in <b>sbiret.error</b> are shown in the table below. PMU Setup Snapshot Area Errors	

Error Code	Description
SBI_SUCCESS	Shared memory was set or cleared successfully.
SBI_ERR_NOT_SUPPORTED	The SBI PMU snapshot functionality is not available in the SBI implementation.
SBI_ERR_INVALID_PARAM	The flags parameter is not zero or the <b>shmem_phys_lo</b> parameter is not 4096 bytes aligned.
SBI_ERR_INVALID_ADDRESS	The shared memory pointed to by the shmem_phys_lo and shmem_phys_hi parameters is not writable or does not satisfy other requirements of Section 3.2.

RVS.11.102 11.13 (p.45) R Function Listing
RVS.11.103 PMU Function List

Function Name	SBI Version	FID	EID
sbi_pmu_num_counters	0.3	0	0x504D55
sbi_pmu_counter_get_info	0.3	1	0x504D55
sbi_pmu_counter_config_matching	0.3	2	0x504D55
sbi_pmu_counter_start	0.3	3	0x504D55
sbi_pmu_counter_stop	0.3	4	0x504D55
sbi_pmu_counter_fw_read	0.3	5	0x504D55
sbi_pmu_counter_fw_read_hi	2.0	6	0x504D55
sbi_pmu_snapshot_set_shmem	2.0	7	0x504D55

# CHAPTER 12 Debug Console Extension (EID #0x4442434E "DBCN")

ID	REFERENCE	TYPE	DEFINITION		
RVS.12.1	12.0 (p.46)	Н	Debug Console Extension (EID #0x4442434E "DBCN")		
RVS.12.2	12.0 (p.46)	I	The debug console extension defines a generic mechanism for debugging and boot-time early prints from supervisor-mode software.		
RVS.12.3	12.0 (p.46)	I		This extension replaces the legacy console putchar (EID #0x01) and console getchar (EID #0x02) extensions.	
RVS.12.4	12.0 (p.46)	I	The debug console extension or read multiple bytes in a si	on allows supervisor-mode software to write ingle SBI call.	
RVS.12.5	12.0 (p.46)	R		onsole has extra bits for error checking (or tra bits should be handled by the SBI	
RVS.12.6	12.0 (p.46)	С	It is recommended that by extension follow UTF-8 char	tes sent/received using the debug console racter encoding.	
RVS.12.7	12.1 (p.46)	Н	Function: Console Write (FII	D #0)	
RVS.12.8	12.1 (p.46)	R	<pre>struct sbiret sbi_debug_console_write(     unsigned long num_bytes,     unsigned long base_addr_lo,     unsigned long base_addr_hi)</pre>		
RVS.12.9	12.1 (p.46)	R	Write bytes to the debug cor	nsole from input memory.	
RVS.12.10	12.1 (p.46)	R	The <b>num_bytes</b> parameter specifies the number of bytes in the input memory.		
RVS.12.11	12.1 (p.46)	R	The physical base address of the input memory is represented by two XLEN bits wide parameters. The <b>base_addr_lo</b> parameter specifies the lower XLEN bits and the <b>base_addr_hi</b> parameter specifies the upper XLEN bits of the input memory physical base address.		
RVS.12.12	12.1 (p.46)	R	This is a non-blocking SBI call and it may do partial/no writes if the debug console is not able to accept more bytes.		
RVS.12.13	12.1 (p.46)	R	The number of bytes written is returned in <b>sbiret.value</b>		
RVS.12.14	12.1 (p.46) Table 47	R	and the possible error codes returned in <b>sbiret.error</b> are shown in the table below. Debug Console Write Errors		
			Error Code	Description	
			SBI_SUCCESS	Bytes written successfully.	
			SBI_ERR_INVALID_PARAM	The memory pointed to by the num_bytes,	

Error Code	Description
SBI_SUCCESS	Bytes written successfully.
SBI_ERR_INVALID_PARAM	The memory pointed to by the num_bytes, base_addr_lo, and base_addr_hi parameters does not satisfy the requirements described in the Section 3.2
SBI_ERR_DENIED	Writes to the debug console is not allowed.
SBI_ERR_FAILED	Failed to write due to I/O errors.

RVS.12.15 12.2 (p.47)	) Н	Function: Console Read (FID #1)
RVS.12.16 12.2 (p.47)	) R	<pre>struct sbiret sbi_debug_console_read(     unsigned long num_bytes,     unsigned long base_addr_lo,     unsigned long base_addr_hi)</pre>

RVS.12.17  $\,$  12.2 (p.47)  $\,$  R  $\,$  Read bytes from the debug console into an output memory.

	ed by two s and the the output g into the		
which can be written into the output memory.  RVS.12.19 12.2 (p.47) R The physical base address of the output memory is represent XLEN bits wide parameters.  RVS.12.20 12.2 (p.47) R The base_addr_lo parameter specifies the lower XLEN bits base_addr_hi parameter specifies the upper XLEN bits of memory physical base address.  RVS.12.21 12.2 (p.47) R This is a non-blocking SBI call and it will not write anythin output memory if there are no bytes to be read in the debug consultation of the possible error codes returned in sbiret.value  RVS.12.23 12.2 (p.47) R Table 48 The number of bytes read is returned in sbiret.error are the table below. Debug Console Read Errors  Error Code Description  SBI_SUCCESS Bytes read successfully.  SBI_ERR_INVALID_PARAM The memory pointed to by the num_base_addr_lo, and base_addr_lo adoes not satisfy the requirements destine Section 3.2  SBI_ERR_DENIED Reads from the debug console is not SBI_ERR_FAILED Failed to read due to I/O errors  RVS.12.24 12.3 (p.47) R Function: Console Write Byte (FID #2)  RVS.12.25 12.3 (p.47) R Struct sbiret sbi_debug_console_write_byte (uint8_t byte)  RVS.12.27 12.3 (p.47) R Write a single byte to the debug console.  This is a blocking SBI call and it will only return after writing the	ed by two s and the the output g into the		
RVS.12.20 12.2 (p.47) R  The base_addr_lo parameter specifies the lower XLEN bits base_addr_hi parameter specifies the upper XLEN bits of memory physical base address.  RVS.12.21 12.2 (p.47) R  This is a non-blocking SBI call and it will not write anythin output memory if there are no bytes to be read in the debug consoler.  RVS.12.22 12.2 (p.47) R  RVS.12.23 12.2 (p.47) R  Table 48  The number of bytes read is returned in sbiret.value  and the possible error codes returned in sbiret.error are the table below. Debug Console Read Errors  Error Code Description  SBI_SUCCESS Bytes read successfully.  SBI_ERR_INVALID_PARAM The memory pointed to by the num_b base_addr_lo, and base_addr_hi padoes not satisfy the requirements des the Section 3.2  SBI_ERR_DENIED Reads from the debug console is not SBI_ERR_FAILED Failed to read due to I/O errors  RVS.12.24 12.3 (p.47) H  Function: Console Write Byte (FID #2)  RVS.12.25 12.3 (p.47) R  Write a single byte to the debug console_write_byte (  uint8_t byte)  RVS.12.27 12.3 (p.47) R  This is a blocking SBI call and it will only return after writing the	s and the the output g into the		
base_addr_hi parameter specifies the upper XLEN bits of memory physical base address.  RVS.12.21 12.2 (p.47) R This is a non-blocking SBI call and it will not write anythin output memory if there are no bytes to be read in the debug consequence of the table below. Debug Console Read Errors  The number of bytes read is returned in sbiret.value  and the possible error codes returned in sbiret.error are the table below. Debug Console Read Errors  Function: SBI_SUCCESS  Bytes read successfully.  Bytes read successfully.  The memory pointed to by the num_beloase_addr_lo, and base_addr_hi padoes not satisfy the requirements destree the Section 3.2  SBI_ERR_DENIED  Reads from the debug console is not SBI_ERR_FAILED  Failed to read due to I/O errors  RVS.12.24 12.3 (p.47) R  Function: Console Write Byte (FID #2)  struct sbiret sbi_debug_console_write_byte (uint8_t byte)  RVS.12.26 12.3 (p.47) R  Write a single byte to the debug console.  RVS.12.27 12.3 (p.47) R  This is a blocking SBI call and it will only return after writing the	the output		
output memory if there are no bytes to be read in the debug construction.  RVS.12.22 12.2 (p.47) R RVS.12.23 12.2 (p.47) R Table 48			
RVS.12.23 12.2 (p.47) Table 48  and the possible error codes returned in sbiret.error are the table below. Debug Console Read Errors  Error Code  Bytes read successfully.  SBI_ERR_INVALID_PARAM The memory pointed to by the num_b base_addr_lo, and base_addr_hi padoes not satisfy the requirements destite Section 3.2  SBI_ERR_DENIED Reads from the debug console is not SBI_ERR_FAILED Failed to read due to I/O errors  RVS.12.24 12.3 (p.47) RVS.12.25 12.3 (p.47) RVS.12.26 12.3 (p.47) RVS.12.26 12.3 (p.47) RVS.12.27 12.3 (p.47) RVS.12.27 12.3 (p.47) R Write a single byte to the debug console.  This is a blocking SBI call and it will only return after writing the			
the table below. Debug Console Read Errors    Firor Code			
SBI_SUCCESS  Bytes read successfully.  SBI_ERR_INVALID_PARAM  The memory pointed to by the num_b base_addr_lo, and base_addr_hi pa does not satisfy the requirements des the Section 3.2  SBI_ERR_DENIED  Reads from the debug console is not SBI_ERR_FAILED  Failed to read due to I/O errors  RVS.12.24 12.3 (p.47) H  Function: Console Write Byte (FID #2)  RVS.12.25 12.3 (p.47) R  struct sbiret sbi_debug_console_write_byte (	shown in		
SBI_ERR_INVALID_PARAM The memory pointed to by the num_b base_addr_lo, and base_addr_hi padoes not satisfy the requirements destine Section 3.2  SBI_ERR_DENIED Reads from the debug console is not SBI_ERR_FAILED Failed to read due to I/O errors  RVS.12.24 12.3 (p.47) RVS.12.25 12.3 (p.47) RVS.12.26 12.3 (p.47) RVS.12.26 12.3 (p.47) RVS.12.27 12.3 (p.47)			
base_addr_lo, and base_addr_hi padoes not satisfy the requirements destithe Section 3.2  SBI_ERR_DENIED Reads from the debug console is not SBI_ERR_FAILED Failed to read due to I/O errors  RVS.12.24 12.3 (p.47) H Function: Console Write Byte (FID #2)  RVS.12.25 12.3 (p.47) R struct sbiret sbi_debug_console_write_byte (uint8_t byte)  RVS.12.26 12.3 (p.47) R Write a single byte to the debug console.  RVS.12.27 12.3 (p.47) R This is a blocking SBI call and it will only return after writing the			
SBI_ERR_FAILED Failed to read due to I/O errors  RVS.12.24 12.3 (p.47) H Function: Console Write Byte (FID #2)  RVS.12.25 12.3 (p.47) R struct sbiret sbi_debug_console_write_byte (	rameters		
RVS.12.24 12.3 (p.47) H Function: Console Write Byte (FID #2)  RVS.12.25 12.3 (p.47) R struct sbiret sbi_debug_console_write_byte(	allowed.		
RVS.12.25 12.3 (p.47) R struct sbiret sbi_debug_console_write_byte (			
RVS.12.26 12.3 (p.47) R Write a single byte to the debug console.  RVS.12.27 12.3 (p.47) R This is a blocking SBI call and it will only return after writing the			
RVS.12.27 12.3 (p.47) R This is a blocking SBI call and it will only return after writing the			
byte to the debug console. It will also return, with SBI_ERR_ there are I/O errors.	This is a blocking SBI call and it will only return after writing the specified byte to the debug console. It will also return, with SBI_ERR_FAILED, if there are I/O errors.		
RVS.12.28 12.3 (p.47) R The sbiret.value is set to zero			
RVS.12.29 12.3 (p.47) R and the possible error codes returned in sbiret.error are shot table below. Debug Console Write Byte Errors	wn in the		
Error Code Description			
SBI_SUCCESS Byte written successfully			
SBI_ERR_DENIED Write to the debug console is not allow			
SBI_ERR_FAILED Failed to write the byte due to I/O error			

			SBI_ERR_DENIED	Write to the debug console is not al
			SBI_ERR_FAILED	Failed to write the byte due to I/O e
RVS.12.30	12.4 (p.48)	Н	Function Listing	
RVS.12.31	12.4 (p.48) Table 50	R	DBCN Function List	

Function Name	SBI Version	FID	EID
sbi_debug_console_write	2.0	0	0x4442434E
sbi_debug_console_read	2.0	1	0x4442434E
sbi_debug_console_write_byte	2.0	2	0x4442434E

# CHAPTER 13 System Suspend Extension (EID #0x53555350 "SUSP")

ID	REFERENCE	TYPE	DEFINITION				
RVS.13.1	13.0 (p.49)	Н	System Suspend Extension (EID #0x53555350 "SUSP")				
RVS.13.2	13.0 (p.49)	I	The system suspend extension defines a set of system-level sleep states and a function which allows the supervisor-mode software to request that the system transitions to a sleep state.				
RVS.13.3	13.0 (p.49) Table 51	1	Sleep states are identified with 32-bit wide identifiers (sleep_type). The possible values for the identifiers are shown in the table below. SUSP System Sleep Types				
			Type	Name	Description		
			0	SUSPEND_TO_RAI	This is a "suspend to RAM" sleep type, similar to ACPI's S2 or S3. Entry requires all but the calling hart be in the HSM STOPPED state and all hart registers and CSRs saved to RAM.		
			0x00000001 - 0x7fffffff		Reserved for future use		
			0x80000000 - 0xfffffff		Platform-specific system sleep types		
RVS.13.4	13.1 (p.49)	Н	Function: Syste	m Suspend (FID #0	))		
RVS.13.5	13.1 (p.49)	R	<pre>struct sbiret sbi_system_suspend(     uint32_t sleep_type,     unsigned long resume_addr,     unsigned long opaque)</pre>				
RVS.13.6	13.1 (p.49)	R		A return from a <b>sbi_system_suspend()</b> call implies an error and an error code from Table 53 will be in <b>sbiret.error</b> .			
RVS.13.7	13.1 (p.49)	R		spend and wake սլ iing from the STOF	o, results in the hart which initiated the PED state.		
RVS.13.8	13.1 (p.49) Table 52	R	specified by res	sume_addr, with th	to supervisor-mode, at the address e specific register values described in sume Register State		
				Register Name	Register Value		
			satp	-	0		
			sstat	tus.SIE	0		
			a0		hartid		
			a1		opaque parameter		
			All o	ther registers remain	in an undefined state.		
RVS.13.9	13.1 (p.50)	С	A single <b>unsigned long</b> parameter is sufficient for <b>resume_addr</b> , because the hart will resume execution in supervisor-mode with the MMU off, hence resume_addr must be less than XLEN bits wide.				
RVS.13.10	13.1 (p.50)	R	The <b>resume_addr</b> parameter points to a runtime-specified physical address, where the hart can resume execution in supervisor-mode after a system suspend.				
RVS.13.11	13.1 (p.50)	R	register when	The <b>opaque</b> parameter is an XLEN-bit value which will be set in the <b>a1</b> register when the hart resumes execution at <b>resume_addr</b> after a system suspend.			

ID	REFERENCE	TYPE	DEFINITION
RVS.13	3.12 13.1 (p.50)	R	Besides ensuring all entry criteria for the selected sleep type are met, such as ensuring other harts are in the STOPPED state, the caller must ensure all power units and domains are in a state compatible with the selected sleep type.
RVS.13	3.13 13.1 (p.50)	R	The preparation of the power units, power domains, and wake-up devices used for resumption from the system sleep state is platform specific and beyond the scope of this specification.
RVS.13	3.14 13.1 (p.50)	R	When supervisor software is running inside a virtual machine, the SBI implementation is provided by a hypervisor.
RVS.13	3.15 13.1 (p.50)	R	System suspend will behave similarly to the native case from the point of view of the supervisor software.
RVS.13	3.16 13.1 (p.50) Table 53	R	The possible error codes returned in <b>sbiret.error</b> are shown in the table below. SUSP System Suspend Errors

Error Code	Description
SBI_ERR_INVALID_PARAM	<b>sleep_type</b> is reserved or is platform-specific and unimplemented.
SBI_ERR_NOT_SUPPORTED	sleep_type is not reserved and is implemented, but the platform does not support it due to one or more missing dependencies.
SBI_ERR_INVALID_ADDRESS	resume_addr is not valid, possibly due to the following reasons:  * It is not a valid physical address.  * Executable access to the address is prohibited by a physical memory protection mechanism or H-extension G-stage for supervisor mode.
SBI_ERR_DENIED	The suspend request failed due to unsatisfied entry criteria.
SBI_ERR_FAILED	The suspend request failed for unspecified or unknown other reasons.

RVS.13.17 13.2 (p.51)

RVS.13.18 13.2 (p.51) Table 54

R

Η

**Function Listing** 

SUSP Function List

Function Name	SBI Version	FID	EID
sbi system suspend	2.0	0	0x53555350

# CHAPTER 14 CPPC Extension (EID #0x43505043 "CPPC")

ID	REFERENCE	TYPE	DEFINITION
RVS.14.1	14.0 (p.52)	Н	CPPC Extension (EID #0x43505043 "CPPC")
RVS.14.2	14.0 (p.52)	I	ACPI defines the Collaborative Processor Performance Control (CPPC) mechanism, which is an abstract and flexible mechanism for the supervisor-mode power-management software to collaborate with an entity in the platform to manage the performance of the processors.
RVS.14.3	14.0 (p.52)	I	The SBI CPPC extension provides an abstraction to access the CPPC registers through SBI calls.
RVS.14.4	14.0 (p.52)	I	The CPPC registers can be memory locations shared with a separate platform entity such as a BMC.
RVS.14.5	14.0 (p.52)	1	Even though CPPC is defined in the ACPI specification, it may be possible to implement a CPPC driver based on Device Tree.

RVS.14.6 14.0 (p.52) R Table 55 The table below defines 32-bit identifiers for all CPPC registers to be used by the SBI CPPC functions.

Register ID	Register	Bit Width	Attribute	Description
0x00000000	HighestPerformance	32	Read-only	ACPI Spec 6.5: 8.4.6.1.1.1
0x0000001	NominalPerformance	32	Read-only	ACPI Spec 6.5: 8.4.6.1.1.2
0x00000002	LowestNonlinearPerforman ce	32	Read-only	ACPI Spec 6.5: 8.4.6.1.1.4
0x00000003	LowestPerformance	32	Read-only	ACPI Spec 6.5: 8.4.6.1.1.5
0x00000004	GuaranteedPerformanceR egister	32	Read-only	ACPI Spec 6.5: 8.4.6.1.1.6
0x00000005	DesiredPerformanceRegist er	32	Read/ write	ACPI Spec 6.5: 8.4.6.1.2.3
0x00000006	MinimumPerformanceRegi ster	32	Read/ write	ACPI Spec 6.5: 8.4.6.1.2.2
0x00000007	MaximumPerformanceRegi ster	32	Read/ write	ACPI Spec 6.5: 8.4.6.1.2.1
800000008	PerformanceReductionTole ranceRegister	32	Read/ write	ACPI Spec 6.5: 8.4.6.1.2.4
0x00000009	TimeWindowRegister	32	Read/ write	ACPI Spec 6.5: 8.4.6.1.2.5
0x0000000A	CounterWraparoundTime	32/64	Read-only	ACPI Spec 6.5: 8.4.6.1.3.1
0x0000000B	ReferencePerformanceCounterRegister	32/64	Read-only	ACPI Spec 6.5: 8.4.6.1.3.1
0x000000C	DeliveredPerformanceCounterRegister	32/64	Read-only	ACPI Spec 6.5: 8.4.6.1.3.1
0x000000D	PerformanceLimitedRegist er	32	Read/ write	ACPI Spec 6.5: 8.4.6.1.3.2
0x000000E	CPPCEnableRegister	32	Read/ write	ACPI Spec 6.5: 8.4.6.1.4
0x0000000F	AutonomousSelectionEnab le	32	Read/ write	ACPI Spec 6.5: 8.4.6.1.5
0x00000010	AutonomousActivityWindo wRegister	32	Read/ write	ACPI Spec 6.5: 8.4.6.1.6
0x00000011	EnergyPerformancePrefere nceRegister	32	Read/ write	ACPI Spec 6.5: 8.4.6.1.7
0x00000012	ReferencePerformance	32	Read-only	ACPI Spec 6.5: 8.4.6.1.1.3
0x00000013	LowestFrequency	32	Read-only	ACPI Spec 6.5: 8.4.6.1.1.7
0x00000014	NominalFrequency	32	Read-only	ACPI Spec 6.5: 8.4.6.1.1.7
0x00000015- 0x7FFFFFF				Reserved for future use.
0x80000000	TransitionLatency	32	Read-only	Provides the maximum (worstcase) performance state transition latency in nanoseconds.
0x80000001- 0xFFFFFFF				Reserved for future use.

ID	REFERENCE	TYPE	DEFINITION				
RVS.14.7	14.0 (p.52)	R	The first half of the 32-bit register space corresponds to the registers as defined by the ACPI specification.				
RVS.14.8	14.0 (p.52)	R		the information not defined in the ACPI lly required by the supervisor-mode power-			
RVS.14.9	14.1 (p.53)	Н	Function: Probe CPPC regist	er (FID #0)			
RVS.14.10	14.1 (p.53)	R	struct sbiret sbi cppo	c probe(uint32 t cppc reg id)			
RVS.14.11	14.1 (p.53)	R	Probe whether the CPPC r parameter is implemented or	register as specified by the <b>cppc_reg_id</b> not by the platform.			
RVS.14.12	14.1 (p.53)	R		red, <b>sbiret.value</b> will contain the register blemented, <b>sbiret.value</b> will be set to 0.			
RVS.14.13	14.1 (p.53, p.54)	R	If the register is not implemen	nted, <b>sbiret.value</b> will be set to 0.			
RVS.14.14	14.1 (p.54) Table 56	R	The possible error codes returned in <b>sbiret.error</b> are shown in the tab below. CPPC Probe Errors				
			Error Code	Description			
			SBI_SUCCESS	Probe completed successfully.			
			SBI_ERR_INVALID_PARAM	cppc_reg_id is reserved.			
			SBI_ERR_FAILED	The probe request failed for unspecified or unknown other reasons.			
RVS.14.15	14.2 (p.54)	Н	Function: Read CPPC registe	er (FID #1)			
RVS.14.16	14.2 (p.54)	R	struct sbiret sbi_cppc	c_read(uint32_t cppc_reg_id)			
RVS.14.17	14.2 (p.54)	R	Reads the register as spectreturns the value in <b>sbiret.va</b>	cified in the <b>cppc_reg_id</b> parameter and <b>lue</b> .			
RVS.14.18	14.2 (p.54)	R	When supervisor mode XLE the lower 32 bits of the CPPC	N is 32, the <b>sbiret.value</b> will only contain cregister value.			
RVS.14.19	14.2 (p.54) Table 57	R	The possible error codes retubelow. CPPC Read Errors	urned in <b>sbiret.error</b> are shown in the table			
			Error Code	Description			
			SBI_SUCCESS	Read completed successfully.			
			SBI_ERR_INVALID_PARAM	cppc_reg_id is reserved.			
			SBI_ERR_NOT_SUPPORTED	<b>cppc_reg_id</b> is not implemented by the platform.			
			SBI_ERR_DENIED	cppc_reg_id is a write-only register.			
			SBI_ERR_FAILED	The read request failed for unspecified or			
				unknown other reasons.			
RVS.14.20	14.3 (p.54)	Н	Function: Read CPPC register	er high bits (FID #2)			
RVS.14.21	14.3 (p.54)	R	struct sbiret sbi_cppo	c_read_hi(uint32_t cppc_reg_id)			
RVS.14.22	14.3 (p.54)	R		value of the register specified in the returns the value in <b>sbiret.value</b> .			
RVS.14.23	14.3 (p.54)	R	This function always returns a XLEN is 64 or higher.	This function always returns zero in <b>sbiret.value</b> when supervisor mode			

RVS.14.24 14.3 (p.54) R Table 58 The possible error codes returned in **sbiret.error** are shown in the table below. CPPC Read Hi Errors

Error Code	Description
Lifoi Code	Description
SBI_SUCCESS	Read completed successfully.
SBI_ERR_INVALID_PARAM	cppc_reg_id is reserved.
SBI_ERR_NOT_SUPPORTED	cppc_reg_id is not implemented by the platform.
SBI_ERR_DENIED	cppc_reg_id is a write-only register.
SBI_ERR_FAILED	The read request failed for unspecified or unknown other reasons.

RVS.14.25 14.4 (p.55) H Function: Write to CPPC register (FID #3)

RVS.14.26 14.4 (p.55) R struct sbiret sbi\_cppc\_write( uint32\_t cppc\_reg\_id, uint64\_t val)

RVS.14.27 14.4 (p.55) R Writes the value passed in the **val** parameter to the register as specified in the **cppc\_reg\_id** parameter.

RVS.14.28 14.4 (p.55) R Table 59 The possible error codes returned in **sbiret.error** are shown in the table below. CPPC Write Errors

Error Code	Description
SBI_SUCCESS	Write completed successfully.
SBI_ERR_INVALID_PARAM	cppc_reg_id is reserved.
SBI_ERR_NOT_SUPPORTED	<b>cppc_reg_id</b> is not implemented by the platform.
SBI_ERR_DENIED	cppc_reg_id is a read-only register.
SBI_ERR_FAILED	The write request failed for unspecified or unknown other reasons.

RVS.14.29 14.5 (p.55) H Function Listing

RVS.14.30 14.5 (p.55) R CPPC Function List Table 60

Function Name	SBI Version	FID	EID
sbi_cppc_probe	2.0	0	0x43505043
sbi_cppc_read	2.0	1	0x43505043
sbi_cppc_read_hi	2.0	2	0x43505043
sbi_cppc_write	2.0	3	0x43505043

### CHAPTER 15 Nested Acceleration Extension (EID #0x4E41434C "NACL")

ID	REFERENCE	TYPE	DEFINITION					
RVS.15.1	15.0 (p.56)	Н	Nested Accel	Nested Acceleration Extension (EID #0x4E41434C "NACL")				
RVS.15.2	15.0 (p.56)	I		Nested virtualization is the ability of a hypervisor to run another hypervisor as a guest.				
RVS.15.3	15.0 (p.56)	I	hypervisor-motionality (	RISC-V nested virtualization requires an L0 hypervisor (running in hypervisor-mode) to trap-and-emulate the RISC-V H-extension <sup>†</sup> functionality (such as CSR accesses, HFENCE instructions, HLV/HSV instructions, etc.) for the L1 hypervisor (running in virtualized supervisor-mode).				
RVS.15.4	15.0 (p.56)	I	interface between supervisor soluboratively	The SBI nested acceleration extension defines a shared memory based interface between the SBI implementation (or L0 hypervisor) and the supervisor software (or L1 hypervisor) which allows both to collaboratively reduce traps taken by the L0 hypervisor for emulating RISC-V H-extension functionality.				
RVS.15.5	15.0 (p.56)	I	The nested acceleration shared memory allows the L1 hypervisor to batch multiple RISC-V H-extension CSR accesses and HFENCE requests which are then emulated by the L0 hypervisor upon an explicit synchronization SBI call.					
RVS.15.6	15.0 (p.56)	С	The M-mode firmware should not implement the SBI nested acceleration extension if the underlying platform has the RISC-V H-extension implemented in hardware.					
RVS.15.7	15.0 (p.56)	1	This SBI extension defines optional features which MUST be discovered by the supervisor software (or L1 hypervisor) before using the corresponding SBI functions.					
RVS.15.8	15.0 (p.56)	R	Each nested unsigned 32-l	acceleration feature is assigned a bit integer.	unique ID which is an			
RVS.15.9	15.0 (p.56) Table 61	R		ow below provides a list of all nested eration features	d acceleration features.			
			Feature ID	Feature Name	Description			
			0x00000000	SBI_NACL_FEAT_SYNC_CSR	Synchronize CSR			
			0x0000001	SBI_NACL_FEAT_SYNC_HFENCE	Synchronize HFENCE			
			0x00000002	SBI_NACL_FEAT_SYNC_SRET	Synchronize SRET			
			0x0000003	SBI_NACL_FEAT_AUTOSWAP_CSR	Autoswap CSR			
			>0x00000003	RESERVED	Reserved for future use			
RVS.15.10	15.0 (p.56)	R	To use the SBI nested acceleration extension, the supervisor software (or L1 hypervisor) MUST set up a nested acceleration shared memory physical address for each virtual hart at boot-time.					
RVS.15.11	15.0 (p.56)	R	MUST be 40	base address of the nested accele 196 bytes (i.e. page) aligned and the 196 shared memory must be 4096 + (102	the size of the nested			

The RISC-V Instruction Set Manual, Volume II: Privileged Architecture, Document Version 20211203, URL: github.com/riscv/riscv-isa-manual/releases/tag/Priv-v1.12

RVS.15.12 15.0 (p.56) R The table below shows the layout of nested acceleration shared memory.

Name	Offset	Size (bytes)	Description
Scratch space	0x00000000	4096	Nested acceleration feature specific data.
CSR space	0x00001000	XLEN*128	An array of 1024 XLEN-bit words where each word corresponds to a possible RISC-V H-extension CSR defined in the Table 2.1 of the RISCV privileged specification.

RVS.15.13 15.0 (p.57) R Any nested acceleration feature may define the contents of the scratch space shown in RVS.15.12 if required.

RVS.15.14 15.0 (p.57) R The contents of the CSR space shown in RVS.15.12 is an array of RISC-V H-extension CSR values where CSR  $\langle x \rangle$  is at index  $\langle i \rangle = ((\langle x \rangle \& 0xc00) >> 2) | (\langle x \rangle \& 0xff)$ .

RVS.15.15 15.0 (p.57) R The SBI implementation (or L0 hypervisor) MUST update the CSR space whenever the state of any RISC-V Hextension CSR changes unless some nested acceleration feature defines a different behaviour.

RVS.15.16 15.0 (p.57) R Table 63 The table below shows CSR space index ranges for all possible 1024 RISC-V H-extension CSRs. Nested acceleration H-extension CSR index ranges

	H-exten	sion CS	SBI NACL CSR space index	
[11:10]	[9:8]	[7:4]	Hex Range	Hex Range
00	10	xxxx	0x200 - 0x2ff	0x000 - 0x0ff
01	10	0xxx	0x600 - 0x67f	0x100 - 0x17f
01	10	10xx	0x680 - 0x6bf	0x180 - 0x1bf
01	10	11xx	0x6c0 - 0x6ff	0x1c0 - 0x1ff
10	10	0xxx	0xa00 - 0xa7f	0x200 - 0x27f
10	10	10xx	0xa80 - 0xabf	0x280 - 0x2bf
10	10	11xx	0xac0 - 0xaff	0x2c0 - 0x2ff
11	10	0xxx	0xe00 - 0xe7f	0x300 - 0x37f
11	10	10xx	0xe80 - 0xebf	0x380 - 0x3bf
11	10	11xx	0xec0 - 0xeff	0x3c0 - 0x3ff

RVS.15.17 15.1 (p.57) H Feature: Synchronize CSR (ID #0)

RVS.15.18 15.1 (p.57) I The synchronize CSR feature describes the ability of the SBI implementation (or L0 hypervisor) to allow supervisor software (or L1 hypervisor) to write RISC-V H-extension CSRs using the CSR space.

RVS.15.19 15.1 (p.57) R This nested acceleration feature defines the scratch space offset range **0x0F80 - 0x0FFF** (128 bytes) as nested CSR dirty bitmap. The nested CSR dirty bitmap contains 1-bit for each possible RISC-V Hextension CSR.

RVS.15.20 15.1 (p.57, R To write a CSR **<x>** in nested acceleration shared memory, the supervisor software (or L1 hypervisor) MUST do the following:

- 1. Compute  $\langle i \rangle = ((\langle x \rangle \& 0xc00) >> 2) | (\langle x \rangle \& 0xff)$
- 2. Write a new CSR value at word with index <i> in the CSR space
- 3. Set the <i> bit in the nested CSR dirty bitmap

RVS.15.21 15.1 (p.58)	R	To synchronize a CSR <x>, the SBI implementation (or L0 hypervisor) MUST do the following:  1. Compute <i> = ((<x> &amp; 0xc00) &gt;&gt; 2)   (<x> &amp; 0xff)  2. If bit <i> is not set in the nested CSR dirty bitmap then goto step 5  3. Emulate write to CSR <x> with the new CSR value taken from the word with index <i> in the CSR space  4. Clear the <i> bit in the nested CSR dirty bitmap  5. Write back the latest CSR value of CSR <x> to the word with index <i> in the CSR space</i></x></i></i></x></i></x></x></i></x>
RVS.15.22 15.1 (p.58)	R	When synchronizing multiple CSRs, if the value of a CSR <y> depends on the value of some other CSR <x> then the SBI implementation (or L0 hypervisor) MUST synchronize CSR <x> before CSR <y>.</y></x></x></y>
RVS.15.23 15.1 (p.58)	I	For example, the value of CSR <b>hip</b> depends on the value of the CSR <b>hvip</b> , which means <b>hvip</b> is emulated and written first, followed by <b>hip</b> .
RVS.15.24 15.2 (p.58)	Н	Feature: Synchronize HFENCE (ID #1)
RVS.15.25 15.2 (p.58)	I	The synchronize HFENCE feature describes the ability of the SBI implementation (or L0 hypervisor) to allow supervisor software (or L1 hypervisor) to issue HFENCE using the scratch space.
RVS.15.26 15.2 (p.58)	R	This nested acceleration feature defines the scratch space offset range <b>0x0800 - 0x0F7F</b> (1920 bytes) as an array of nested HFENCE entries.
RVS.15.27 15.2 (p.58)	R	The total number of nested HFENCE entries are <b>3840</b> / <b>XLEN</b> where each nested HFENCE entry consists of four XLEN-bit words.
RVS.15.28 15.2 (p.58)	R	A nested HFENCE entry is equivalent to an HFENCE over a range of guest addresses.
RVS.15.29 15.2 (p.58) Table 64	R	The table below shows the nested HFENCE entry format Nested HFENCE entry format

Word	Name	Encoding
0	Config	Config information about the nested HFENCE entry BIT[XLEN-1:XLEN-1] - Pending BIT[XLEN-2:XLEN-4] - Reserved and must be zero BIT[XLEN-5:XLEN-8] - Type BIT[XLEN-9:XLEN-9] - Reserved and must be zero BIT[XLEN-10:XLEN-16] - Order if XLEN == 32 then BIT[15:9] - VMID BIT[8:0] - ASID else BIT[29:16] - VMID BIT[15:0] - ASID The page size for invalidation must be 1 << (Config.Order + 12) bytes.
1	Page_Number	Page address right shifted by Config.Order + 12
2	Reserved	Reserved for future use and must be zero
3	Page_Count	Number of pages to invalidate

RVS.15.30 15.2 (p.58) Table 65

RVS.15.35 15.3 (p.60)

Н

R ... whereas the table below provides a list of nested HFENCE entry types. Nested HFENCE entry types

Type	Name	Description
0	GVMA	Invalidate a guest physical address range across all VMIDs. The VMID and ASID fields of the Config word are ignored and MUST be zero.
1	GVMA_ALL	Invalidate all guest physical addresses across all VMIDs. The Order, VMID and ASID fields of the Config word are ignored and MUST be zero. The Page_Number and Page_Count words are ignored and MUST be zero.
2	GVMA_VMID	Invalidate a guest physical address range for a particular VMID. The ASID field of the Config word is ignored and MUST be zero.
3	GVMA_VMID_ ALL	Invalidate all guest physical addresses for a particular VMID. The Order and ASID fields of the Config word are ignored and MUST be zero. The Page_Number and Page_Count words are ignored and MUST be zero.
4	VVMA	Invalidate a guest virtual address range for a particular VMID. The ASID field of the Config word is ignored and MUST be zero.
5	VVMA_ALL	Invalidate all guest virtual addresses for a particular VMID. The Order and ASID fields of the Config word are ignored and MUST be zero. The Page_Number and Page_Count words are ignored and MUST be zero.
6	VVMA_ASID	Invalidate a guest virtual address range for a particular VMID and ASID.
7	VVMA_ASID_ ALL	Invalidate all guest virtual addresses for a particular VMID and ASID. The Order field of the Config word is ignored and MUST be zero. The Page_Number and Page_Count words are ignored and MUST be zero.
>7	Reserved	Reserved for future use.

RVS.15.31 15.2 (p.58)	R	Upon an explicit synchronize HFENCE request from supervisor software (or L1 hypervisor), the SBI implementation (or L0 hypervisor) will process nested HFENCE entries with the <b>Config.Pending</b> bit set.
RVS.15.32 15.2 (p.58)	R	After processing pending nested HFENCE entries, the SBI implementation (or L0 hypervisor) will clear the <b>Config.Pending</b> bit of these entries.
RVS.15.33 15.2 (p.60)	R	To add a nested HFENCE entry, the supervisor software (or L1 hypervisor) MUST do the following:  1. Find an unused nested HFENCE entry with Config.Pending == 0  2. Update the Page_Number and Page_Count words in the nested HFENCE entry  3. Update the Config word in the nested HFENCE entry such that Config.Pending bit is set
RVS.15.34 15.2 (p.60)	R	To synchronize a nested HFENCE entry, the SBI implementation (or L0 hypervisor) MUST do the following:  1. If <b>Config.Pending</b> == 0 then do nothing and skip below steps  2. Process HFENCE based on details in the nested HFENCE entry  3. Clear the <b>Config.Pending</b> bit in the nested HFENCE entry

Feature: Synchronize SRET (ID #2)

RVS.15.36 15.3 (p.60)

I The synchronize SRET feature describes the ability of the SBI implementation (or L0 hypervisor) to do synchronization of CSRs and HFENCEs in the nested acceleration shared memory for the supervisor software (or L1 hypervisor) along with SRET emulation

RVS.15.37 15.3 (p.60) R This nested acceleration feature defines the scratch space offset range **0x0000 - 0x01FF** (512 bytes) as nested SRET context.

RVS.15.38 15.3 (p.60) R The table below shows contents of the nested SRET context. Nested SRET context

Offset	Name	Encoding
0 * (XLEN / 8)	Reserved	Reserved for future use and must be zero
1 * (XLEN / 8)	X1	Value to be restored in GPR X1
2 * (XLEN / 8)	X2	Value to be restored in GPR X2
3 * (XLEN / 8)	X3	Value to be restored in GPR X3
4 * (XLEN / 8)	X4	Value to be restored in GPR X4
5 * (XLEN / 8)	X5	Value to be restored in GPR X5
6 * (XLEN / 8)	X6	Value to be restored in GPR X6
7 * (XLEN / 8)	X7	Value to be restored in GPR X7
8 * (XLEN / 8)	X8	Value to be restored in GPR X8
9 * (XLEN / 8)	X9	Value to be restored in GPR X9
10 * (XLEN / 8)	X10	Value to be restored in GPR X10
11 * (XLEN / 8)	X11	Value to be restored in GPR X11
12 * (XLEN / 8)	X12	Value to be restored in GPR X12
13 * (XLEN / 8)	X13	Value to be restored in GPR X13
14 * (XLEN / 8)	X14	Value to be restored in GPR X14
15 * (XLEN / 8)	X15	Value to be restored in GPR X15
16 * (XLEN / 8)	X16	Value to be restored in GPR X16
17 * (XLEN / 8)	X17	Value to be restored in GPR X17
18 * (XLEN / 8)	X18	Value to be restored in GPR X18
19 * (XLEN / 8)	X19	Value to be restored in GPR X19
20 * (XLEN / 8)	X20	Value to be restored in GPR X20
21 * (XLEN / 8)	X21	Value to be restored in GPR X21
22 * (XLEN / 8)	X22	Value to be restored in GPR X22
23 * (XLEN / 8)	X23	Value to be restored in GPR X23
24 * (XLEN / 8)	X24	Value to be restored in GPR X24
25 * (XLEN / 8)	X25	Value to be restored in GPR X25
26 * (XLEN / 8)	X26	Value to be restored in GPR X26
27 * (XLEN / 8)	X27	Value to be restored in GPR X27
28 * (XLEN / 8)	X28	Value to be restored in GPR X28
29 * (XLEN / 8)	X29	Value to be restored in GPR X29
30 * (XLEN / 8)	X30	Value to be restored in GPR X30
31 * (XLEN / 8)	X31	Value to be restored in GPR X31
32 * (XLEN / 8) - 0x1FF	Reserved	Reserved for future use

RVS.15.39 15.3 (p.61) R Before sending a synchronize SRET request to the SBI implementation (or L0 hypervisor), the supervisor software (or L1 hypervisor) MUST write the GPR X<i> values to be restored at offset <i> \* (XLEN / 8) of the nested SRET context.

ID	REFERENCE	TVDF	DEFINITION
טו	VELEVENCE	IIFE	DEFINITION

RVS.15.49 15.5 (p.63)

RVS.15.50 15.5 (p.63)

R

R

D) /O / E / O	ILLI LILLIIGE	ITPE	DEFINITION		
RVS.15.40	15.3 (p.61, p.62)	R	hypervisor), the SB following:  1. If SBI_NACL_FE a. All RISC-V implementation the Section sbi_nacl_sync  2. If SBI_NACL_FE a. All nested HF Section 15.2. sbi_nacl_sync  3. Restore GPR X <i< td=""><td>AT_SYNC_CSR H-extension (or L0 hypervise 15.1. This is _csr(-1UL). AT_SYNC_HFEN FENCE entries a This is _hfence(-1UL). Tegisters from</td><td>from the supervisor software (or L1 n (or L0 hypervisor) MUST do the feature is available then CSRs implemented by the SBI or) are synchronized as described in a equivalent to the SBI call NCE feature is available then re synchronized as described in the equivalent to the SBI call the nested SRET context.</td></i<>	AT_SYNC_CSR H-extension (or L0 hypervise 15.1. This is _csr(-1UL). AT_SYNC_HFEN FENCE entries a This is _hfence(-1UL). Tegisters from	from the supervisor software (or L1 n (or L0 hypervisor) MUST do the feature is available then CSRs implemented by the SBI or) are synchronized as described in a equivalent to the SBI call NCE feature is available then re synchronized as described in the equivalent to the SBI call the nested SRET context.
RVS.15.41	15.4 (p.62)	Н	Feature: Autoswap	CSR (ID #3)	
RVS.15.42	15.4 (p.62)	I	implementation (or I H-extension CSR va the following situatio • Before emulating request from the sup	LO hypervisor) to alues from the no ons: I the SRET ins pervisor software	escribes the ability of the SBI of automatically swap certain RISC-Vested acceleration shared memory in atruction for a synchronized SRET of (or L1 hypervisor).
RVS.15.43	15.4 (p.62)	С			pervisor) should use the autoswap synchronize SRET feature.
RVS.15.44	15.4 (p.62)	R			fines the scratch space offset range sted autoswap context.
RVS.15.45	15.4 (p.62) Table 67	R	The table below sho autoswap context	ows contents of t	he nested autoswap context. Nested
			Offset	Name	Encoding
			Offset 0 * (XLEN / 8)		Autoswap flags BIT[XLEN-1:1] - Reserved for future use and must be zero BIT[0:0] - HSTATUS
			0 * (XLEN / 8) 1 * (XLEN / 8)	Autoswap_Flags HSTATUS	Autoswap flags BIT[XLEN-1:1] - Reserved for future use and must be zero
			0 * (XLEN / 8)	Autoswap_Flags HSTATUS	Autoswap flags BIT[XLEN-1:1] - Reserved for future use and must be zero BIT[0:0] - HSTATUS  Value to be swapped with HSTATUS
RVS.15.46	15.4 (p.62)	R	0 * (XLEN / 8)  1 * (XLEN / 8)  2 * (XLEN / 8) - 0x7F  To enable automat context, the super following:  1. Write the <b>HSTATU</b>	Autoswap_Flags  HSTATUS  Reserved tic swapping of visor software  US swap value in	Autoswap flags BIT[XLEN-1:1] - Reserved for future use and must be zero BIT[0:0] - HSTATUS Value to be swapped with HSTATUS CSR
	15.4 (p.62) 15.4 (p.62, p.63)	R R	0 * (XLEN / 8)  1 * (XLEN / 8)  2 * (XLEN / 8) - 0x7F  To enable automat context, the super following:  1. Write the HSTATI 2. Set Autoswap_F  To swap CSRs implementation (or I 1. If Autoswap_FI	Autoswap_Flags  HSTATUS  Reserved  tic swapping of visor software  US swap value in lags.HSTATUS  from the nes   0 hypervisor) M ags.HSTATUS the superviso	Autoswap flags BIT[XLEN-1:1] - Reserved for future use and must be zero BIT[0:0] - HSTATUS Value to be swapped with HSTATUS CSR Reserved for future use.  CSRs from the nested autoswap (or L1 hypervisor) MUST do the the nested autoswap context. bit in the nested autoswap context. ted autoswap context, the SBI UST do the following: bit is set in the nested autoswap r HSTATUS CSR value with the

Probe a nested acceleration feature.

ID	REFERENCE	TYPE	DEFINITION		
RVS.15.51	15.5 (p.63)	R	This is a mandatory function o	of the SBI nested acceleration extension.	
RVS.15.52	15.5 (p.63)	R	The <b>feature_id</b> parameter specifies the nested acceleration feature to probe.		
RVS.15.53	15.5 (p.63)	R	RVS.15.9 provides a list of pos	ssible feature IDs.	
RVS.15.54	15.5 (p.63)	R	This function always returns S	BI_SUCCESS in <b>sbiret.error</b> .	
RVS.15.55	15.5 (p.63)	R	It returns 0 in <b>sbiret.value</b> if the given <b>feature_id</b> is not available, or 1 in <b>sbiret.value</b> if it is available.		
RVS.15.56	15.6 (p.63)	Н	Function: Set nested acceleration shared memory (FID #1)		
RVS.15.57	15.6 (p.63)	R		ong shmem_phys_lo, ong shmem_phys_hi,	
RVS.15.58	15.6 (p.63)	R	Set and enable the shared calling hart.	memory for nested acceleration on the	
RVS.15.59	15.6 (p.63)	R	This is a mandatory function o	of the SBI nested acceleration extension.	
RVS.15.60	15.6 (p.63)	R	ones bitwise then shmem_pl	shmem_phys_hi parameters are not all- hys_lo specifies the lower XLEN bits and the upper XLEN bits of the shared memory	
RVS.15.61	15.6 (p.63)	R	<b>shmem_phys_lo</b> MUST be <b>4</b> of the shared memory must be	1096 bytes (i.e. page) aligned and the size at 4096 + (XLEN * 128) bytes.	
RVS.15.62	15.6 (p.63)	R	If both <b>shmem_phys_lo</b> and bitwise then the nested accele	<b>shmem_phys_hi</b> parameters are all-ones eration features are disabled.	
RVS.15.63	15.6 (p.63)	R	The flags parameter is reserve	ed for future use and must be zero.	
RVS.15.64	15.6 (p.63) Table 68	R	The possible error codes return below. NACL Set Shared Mem	rned in <b>sbiret.error</b> are shown in the table nory Errors	
			Error Code	Description	
			SBI_SUCCESS	Shared memory was set or cleared successfully.	
			SBI_ERR_INVALID_PARAM	The <b>flags</b> parameter is not zero or or the <b>shmem_phys_lo</b> parameter is not 4096 bytes aligned.	
			SBI_ERR_INVALID_ADDRESS	The shared memory pointed to by the shmem_phys_lo and shmem_phys_hi parameters does not satisfy the requirements described in Section 3.2.	
RVS.15.65	15.7 (p.64)	Н	Function: Synchronize shared	memory CSRs (FID #2)	
RVS.15.66	15.7 (p.64)	R	struct sbiret sbi_nacl_unsigned lo	_sync_csr( ong csr_num)	
RVS.15.67	15.7 (p.64)	R	Synchronize CSRs in the nest	ed acceleration shared memory.	
RVS.15.68	15.7 (p.64)	R	This is an optional func SBI_NACL_FEAT_SYNC_CS	tion which is only available if the R feature is available.	
RVS.15.69	15.7 (p.64)	R	The parameter <b>csr_num</b> specto be synchronized.	cifies the set of RISC-V H-extension CSRs	
RVS.15.70	15.7 (p.64)	R		rise then all RISC-V H-extension CSRs implementation (or L0 hypervisor) are the Section 15.1.	

ID	REFERENCE	TYPF	DEFINITION

RVS.15.71 15.7 (p.64	) R	If (csr_num & 0x300) == 0x200 and csr_num < 0x1000 then only a
		single RISC-V H-extension CSR specified by the <b>csr_num</b> parameter is
		synchronized as described in the Section 15.1.

RVS.15.72 15.7 (p.64) R Table 69 The possible error codes returned in **sbiret.error** are shown in the table below. NACL Synchronize CSR Errors

	Dona suitudi sus
Error Code	Description
SBI_SUCCESS	CSRs synchronized successfully.
SBI_ERR_NOT_SUPPORTED	SBI_NACL_FEAT_SYNC_CSR feature is not available.
SBI_ERR_INVALID_PARAM	csr_num is not all-ones bitwise and either:  * (csr_num & 0x300) != 0x200 or  * csr_num >= 0x1000 or  * csr_num is not implemented by the SBI implementation
SBI_ERR_NO_SHMEM	Nested acceleration shared memory not available.

RVS.15.73 15.8 (p.64)	Н	Function: Synchronize shared memory HFENCEs (FID #3)
RVS.15.74 15.8 (p.64)	R	<pre>struct sbiret sbi_nacl_sync_hfence(</pre>
		unsigned long entry index)

RVS.15.75 15.8 (p.64) R Synchronize HFENCEs in the nested acceleration shared memory.

RVS.15.76 15.8 (p.64) R This is an optional function which is only available if the SBI NACL FEAT SYNC HFENCE feature is available.

RVS.15.77 15.8 (p.64) R The parameter **entry\_index** specifies the set of nested HFENCE entries to be synchronized.

RVS.15.78 15.8 (p.64, R p.65) If **entry\_index** is all-ones bitwise then all nested HFENCE entries are synchronized as described in the Section 15.2.

RVS.15.79 15.8 (p.65) R If **entry\_index < (3840 / XLEN)** then only a single nested HFENCE entry specified by the entry\_index parameter is synchronized as described in the Section 15.2.

RVS.15.80 15.8 (p.65) R The possible error codes returned in **sbiret.error** are shown in the table below. NACL Synchronize HFENCE Errors

Error Code	Description
SBI_SUCCESS	HFENCEs synchronized successfully.
SBI_ERR_NOT_SUPPORTED	SBI_NACL_FEAT_SYNC_HFENCE feature is not available.
SBI_ERR_INVALID_PARAM	entry_index is not all-ones bitwise and entry_index >= (3840 / XLEN).
SBI_ERR_NO_SHMEM	Nested acceleration shared memory not available.

RVS.15.81	15.9 (p.65)	Н	Function: Synchronize shared memory and emulate SRET (FID #4)
RVS.15.82	15.9 (p.65)	R	struct sbiret sbi_nacl_sync_sret(void)
RVS.15.83	15.9 (p.65)	R	Synchronize CSRs and HFENCEs in the nested acceleration shared memory and emulate the SRET instruction.
RVS.15.84	15.9 (p.65)	R	This is an optional function which is only available if the SBI_NACL_FEAT_SYNC_SRET feature is available.
RVS.15.85	15.9 (p.65)	R	This function is used by supervisor software (or L1 hypervisor) to do a synchronize SRET request and the SBI implementation (or L0

hypervisor) MUST handle it as described in the Section 15.3.

RVS.15.86 15.9 (p.65) R This function does not return upon success ...

RVS.15.87 15.9 (p.65) R ... and the possible error codes returned in **sbiret.error** upon failure are shown in the tabe below. NACL Synchronize SRET Errors

Error Code	Description
SBI_ERR_NOT_SUPPORTED	SBI_NACL_FEAT_SYNC_SRET feature is not available.
SBI_ERR_NO_SHMEM	Nested acceleration shared memory not available.

RVS.15.88 15.10 (p.65) H Function Listing RVS.15.89 15.10 (p.65) R NACL Function List

Function Name	SBI Version	FID	EID
sbi_nacl_probe_feature	2.0	0	0x4E41434C
sbi_nacl_set_shmem	2.0	1	0x4E41434C
sbi_nacl_sync_csr	2.0	2	0x4E41434C
sbi_nacl_sync_hfence	2.0	3	0x4E41434C
sbi_nacl_sync_sret	2.0	4	0x4E41434C

# CHAPTER 16 Steal-time Accounting Extension (EID #0x535441 "STA")

ID	REFERENCE	TYPE	DEFINITION
RVS.16.1	16.0 (p.67)	Н	Steal-time Accounting Extension (EID #0x535441 "STA")
RVS.16.2	16.0 (p.67)	I	SBI implementations may encounter situations where virtual harts are ready to run, but must be withheld from running. These situations may be, for example, when multiple SBI domains share processors or when an SBI implementation is a hypervisor and guest contexts share processors with other guest contexts or host tasks.
RVS.16.3	16.0 (p.67)	I	When virtual harts are at times withheld from running, observers within the contexts of the virtual harts may need a way to account for less progress than would otherwise be expected.
RVS.16.4	16.0 (p.67)	I	The time a virtual hart was ready, but had to wait, is called "stolen time" and the tracking of it is referred to as steal-time accounting.
RVS.16.5	16.0 (p.67)	1	The Steal-time Accounting (STA) extension defines the mechanism in which an SBI implementation provides steal-time and preemption information, for each virtual hart, to supervisor-mode software.
RVS.16.6	16.1 (p.67)	Н	Function: Set Steal-time Shared Memory Address (FID #0)
RVS.16.7	16.1 (p.67)	R	<pre>struct sbiret sbi_steal_time_set_shmem(    unsigned long shmem_phys_lo,    unsigned long shmem_phys_hi,    unsigned long flags)</pre>
RVS.16.8	16.1 (p.67)	R	Set the shared memory physical base address for steal-time accounting of the calling virtual hart and enable the SBI implementation's steal-time information reporting.
RVS.16.9	16.1 (p.67)	R	If <b>shmem_phys_lo</b> and <b>shmem_phys_hi</b> are not all-ones bitwise, then <b>shmem_phys_lo</b> specifies the lower XLEN bits and <b>shmem_phys_hi</b> specifies the upper XLEN bits of the shared memory physical base address.
RVS.16.10	16.1 (p.67)	R	shmem_phys_lo MUST be 64-byte aligned.
RVS.16.11	16.1 (p.67)	R	The size of the shared memory must be at least 64 bytes.
RVS.16.12	16.1 (p.67)	R	The SBI implementation MUST zero the first 64 bytes of the shared memory before returning from the SBI call.
RVS.16.13	16.1 (p.67)	R	If <b>shmem_phys_lo</b> and <b>shmem_phys_hi</b> are all-ones bitwise, the SBI implementation will stop reporting steal-time information for the virtual hart.
RVS.16.14	16.1 (p.67)	R	The <b>flags</b> parameter is reserved for future use and MUST be zero.
RVS.16.15	16.1 (p.67)	R	It is not expected for the shared memory to be written by the supervisor-mode software while it is in use for steal-time accounting.
RVS.16.16	16.1 (p.67)	R	However, the SBI implementation MUST not misbehave if a write from supervisor-mode software occurs, however, in that case, it MAY leave the shared memory filled with inconsistent data.
RVS.16.17	16.1 (p.67)	R	The SBI implementation MUST stop writing to the shared memory when the supervisor-mode software is not runnable, such as upon system reset or system suspend.

RVS.16.18 16.1 (p.67) C Not writing to the shared memory when the supervisor-mode software is not runnable avoids unnecessary work and supports repeatable capture of a system image while the supervisor-mode software is suspended.

RVS.16.19 16.1 (p.68) R Table 73 The shared memory layout is defined in the table below. STA Shared Memory Structure

Name	Offset	Size	Description
sequence	0	4	The SBI implementation MUST increment this field to an odd value before writing the <b>steal</b> field, and increment it again to an even value after writing steal (i.e. an odd sequence number indicates an inprogress update). The SBI implementation SHOULD ensure that the sequence field remains odd for only very short periods of time. The supervisor-mode software MUST check this field before and after reading the steal field, and repeat the read if it is different or odd. This sequence field enables the value of the steal field to be read by supervisor-mode software executing in a 32-bit environment.
flags	4	4	Always zero. Future extensions of the SBI call might allow the supervisor-mode software to write to some of the fields of the shared memory. Such extensions will not be enabled as long as a zero value is used for the flags argument to the SBI call.
steal	8	8	The amount of time in which this virtual hart was not idle and scheduled out, in nanoseconds. The time during which the virtual hart is idle will not be reported as steal-time.
preempted	16	1	An advisory flag indicating whether the virtual hart which registered this structure is running or not. A non-zero value MAY be written by the SBI implementation if the virtual hart has been preempted (i.e. while the steal field is increasing), while a zero value MUST be written before the virtual hart starts to run again.  This preempted field can, for example, be used by the supervisor-mode software to check if a lock holder has been preempted, and, in that case, disable optimistic spinning.
pad	17	47	Pad with zeros to a 64 byte boundary.

RVS.16.20 16.1 (p.69)

sbiret.value is set to zero ...

RVS.16.21 16.1 (p.69) R Table 74

R

Η

... and the possible error codes returned in **sbiret.error** are shown in the table below. STA Set Steal-time Shared Memory Address Errors

Error Code	Description
SBI_SUCCESS	The steal-time shared memory physical base address was set or cleared successfully.
SBI_ERR_INVALID_PARAM	The <b>flags</b> parameter is not zero or the <b>shmem_phys_lo</b> is not 64-byte aligned.
SBI_ERR_INVALID_ADDRESS	The shared memory pointed to by the shmem_phys_lo and shmem_phys_hi parameters is not writable or does not satisfy other requirements of Section 3.2.
SBI_ERR_FAILED	The request failed for unspecified or unknown other reasons.

RVS.16.22 16.2 (p.69)

**Function Listing** 

R

RVS.16.23 16.2 (p.69) Table 75

STA Function List

Function Name	SBI Version	FID	EID
sbi_steal_time_set_shmem	2.0	0	0x535441

# CHAPTER 17 Experimental SBI Extension Space (EIDs #0x08000000 - #0x08FFFFFF)

ID	REFERENCE	TYPE	DEFINITION					
RVS.17.1	17.0 (p.70)	Н	Experimental #0x08FFFFFF)	Extension	Space	(EIDs	#0x08000000	-
RVS.17.2	17.0 (p.70)	1	The SBI specifi for experimenta		e any rule	s for the	EID manageme	nt

# CHAPTER 18 Vendor Specific Extension Space (EIDs #0x09000000 - #0x09FFFFFF)

ID	REFERENCE	TYPE	DEFINITION
RVS.18.1	18.0 (p.71)	Н	Vendor Specific Extension Space (EIDs #0x09000000 - #0x09FFFFF)
RVS.18.2	18.0 (p.71)	R	The lower 24 bits of vendor specific EID must match the lower 24 bits of the <b>mvendorid</b> value.

# CHAPTER 19 Firmware Specific Extension Space (EIDs #0x0A000000 - #0x0AFFFFFF)

ID	REFERENCE	TYPE	DEFINITION
RVS.19.1	19.0 (p.72)	Н	Firmware Specific Extension Space (EIDs #0x0A000000 - #0x0AFFFFFF)
RVS.19.2	19.0 (p.72)	R	The lower 24 bits of the firmware EID must match the lower 24 bits of the SBI implementation ID.
RVS.19.3	19.0 (p.72)	R	The firmware specific SBI extensions space is reserved for SBI implementations.
RVS.19.4	19.0 (p.72)	I	It provides firmware specific SBI functions which are defined in the external firmware specification.