

## 27.8.9 IRQ status register 3 (GPC\_ISR3)

ISR3 Register - status of irq [127:96].

Address: 20D\_C000h base + 20h offset = 20D\_C020h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R																																
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

### GPC\_ISR3 field descriptions

Field	Description
ISR3	IRQ[127:96] status, read only

## 27.8.10 IRQ status register 4 (GPC\_ISR4)

ISR4 Register - status of irq [159:128].

Address: 20D\_C000h base + 24h offset = 20D\_C024h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R																																
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

### GPC\_ISR4 field descriptions

Field	Description
ISR4	IRQ[159:128] status, read only

## 27.9 PGC Memory Map/Register Definition

The PGC registers can be accessed only in supervisor mode.

## PGC Memory Map/Register Definition

Attempts to access registers when not in supervisor mode or attempts to access an unimplemented address location might trigger a bus transfer error. (The hardware asserts the signal ips\_xfr\_err if the PGC has been integrated with resp\_sel tied low.) In this case, software should take appropriate action (such as ignore the error, log the error, or initiate a soft reset).

All PGC registers are byte-accessible.

### NOTE

The base address of each PGC module instantiation is specified in the GPC module. Absolute address values will be calculated by [GPC base address] + [PGC CPU/GPU/DISPLAY Offset].

### PGC memory map

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
20D_C260	PGC Control Register (PGC_GPU_CTRL)	32	R/W	0000_0000h	<a href="#">27.9.1/1386</a>
20D_C264	Power Up Sequence Control Register (PGC_GPU_PUPSCR)	32	R/W	0000_0F01h	<a href="#">27.9.2/1387</a>
20D_C268	Pull Down Sequence Control Register (PGC_GPU_PDNSCR)	32	R/W	0000_0101h	<a href="#">27.9.3/1388</a>
20D_C26C	Power Gating Controller Status Register (PGC_GPU_SR)	32	R/W	0000_0000h	<a href="#">27.9.4/1388</a>
20D_C2A0	PGC Control Register (PGC_CPU_CTRL)	32	R/W	0000_0000h	<a href="#">27.9.5/1389</a>
20D_C2A4	Power Up Sequence Control Register (PGC_CPU_PUPSCR)	32	R/W	0000_0F01h	<a href="#">27.9.6/1390</a>
20D_C2A8	Pull Down Sequence Control Register (PGC_CPU_PDNSCR)	32	R/W	0000_0101h	<a href="#">27.9.7/1390</a>
20D_C2AC	Power Gating Controller Status Register (PGC_CPU_SR)	32	R/W	0000_0000h	<a href="#">27.9.8/1391</a>

## 27.9.1 PGC Control Register (PGC\_GPU\_CTRL)

The PGCR enables the response to a power-down request.

Address: 20D\_C000h base + 260h offset = 20D\_C260h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R									0							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R									0							
W																PCR
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### PGC\_GPU\_CTRL field descriptions

Field	Description
31–1 Reserved	This read-only field is reserved and always has the value 0.
0 PCR	<p>Power Control</p> <p><b>NOTE:</b> PCR must not change from power-down request (pdn_req) assertion until the target subsystem is completely powered up.</p> <p>0 Do not switch off power even if pdn_req is asserted. 1 Switch off power when pdn_req is asserted.</p>

## 27.9.2 Power Up Sequence Control Register (PGC\_GPU\_PUPSCR)

The PUPSCR contains the power-up timing parameters.

Address: 20D\_C000h base + 264h offset = 20D\_C264h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R																	0															
W																																

Reset 0 1 1 1 1 0 0 0 0 0 0 0 1

### PGC\_GPU\_PUPSCR field descriptions

Field	Description
31–14 Reserved	This read-only field is reserved and always has the value 0.
13–8 SW2ISO	<p>After asserting power toggle on/off signal (switch_b), the PGC waits a number of IPG clocks equal to the value of SW2ISO before negating isolation.</p> <p><b>NOTE:</b> SW2ISO must not be programmed to zero.</p>
7–6 Reserved	This read-only field is reserved and always has the value 0.
SW	<p>After a power-up request (pup_req assertion), the PGC waits a number of IPG clocks equal to the value of SW before asserting power toggle on/off signal (switch_b).</p> <p><b>NOTE:</b> SW must not be programmed to zero.</p> <p><b>NOTE:</b> The PGC clock is generated from the IPG_CLK_ROOT. for frequency configuration of the IPG_CLK_ROOT. See <a href="#">Clock Controller Module (CCM)</a>.</p>

### 27.9.3 Pull Down Sequence Control Register (PGC\_GPU\_PDNSCR)

The PDNSCR contains the power-down timing parameters.

Address: 20D\_C000h base + 268h offset = 20D\_C268h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R																	0															
W																																

Reset 0 1

#### PGC\_GPU\_PDNSCR field descriptions

Field	Description
31–14 Reserved	This read-only field is reserved and always has the value 0.
13–8 ISO2SW	After asserting isolation, the PGC waits a number of IPG clocks equal to the value of ISO2SW before negating power toggle on/off signal (switch_b).  <b>NOTE:</b> ISO2SW must not be programmed to zero.
7–6 Reserved	This read-only field is reserved and always has the value 0.
ISO	After a power-down request (pdn_req assertion), the PGC waits a number of IPG clocks equal to the value of ISO before asserting isolation.  <b>NOTE:</b> ISO must not be programmed to zero.

### 27.9.4 Power Gating Controller Status Register (PGC\_GPU\_SR)

The PDNSCR contains the power-down timing parameters.

Address: 20D\_C000h base + 26Ch offset = 20D\_C26Ch

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R									0							
W																

Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

  

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R									0							
W																

Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

### PGC\_GPU\_SR field descriptions

Field	Description				
31–1 Reserved	This read-only field is reserved and always has the value 0.				
0 PSR	<p>Power status. When in functional (or software-controlled debug) mode, PGC hardware sets PSR as soon as any of the power control output changes its state to one. Write one to clear this bit. Software should clear this bit after power up; otherwise, PSR continues to reflect the power status of the initial power down.</p> <table> <tr> <td>0</td> <td>The target subsystem was not powered down for the previous power-down request.</td> </tr> <tr> <td>1</td> <td>The target subsystem was powered down for the previous power-down request.</td> </tr> </table>	0	The target subsystem was not powered down for the previous power-down request.	1	The target subsystem was powered down for the previous power-down request.
0	The target subsystem was not powered down for the previous power-down request.				
1	The target subsystem was powered down for the previous power-down request.				

## 27.9.5 PGC Control Register (PGC\_CPU\_CTRL)

The PGCR enables the response to a power-down request.

Address: 20D\_C000h base + 2A0h offset = 20D\_C2A0h

Bit	31	30	29	28	27	26	25	24		23	22	21	20	19	18	17	16
R									0								
W																	
Reset	0	0	0	0	0	0	0	0		0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8		7	6	5	4	3	2	1	0
R									0								
W																	
Reset	0	0	0	0	0	0	0	0		0	0	0	0	0	0	0	0

### PGC\_CPU\_CTRL field descriptions

Field	Description				
31–1 Reserved	This read-only field is reserved and always has the value 0.				
0 PCR	<p>Power Control</p> <p><b>NOTE:</b> PCR must not change from power-down request (pdn_req) assertion until the target subsystem is completely powered up.</p> <table> <tr> <td>0</td> <td>Do not switch off power even if pdn_req is asserted.</td> </tr> <tr> <td>1</td> <td>Switch off power when pdn_req is asserted.</td> </tr> </table>	0	Do not switch off power even if pdn_req is asserted.	1	Switch off power when pdn_req is asserted.
0	Do not switch off power even if pdn_req is asserted.				
1	Switch off power when pdn_req is asserted.				

## 27.9.6 Power Up Sequence Control Register (PGC\_CPU\_PUPSCR)

The PUPSCR contains the power-up timing parameters.

Address: 20D\_C000h base + 2A4h offset = 20D\_C2A4h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
R																																		
W																	SW2ISO	0											SW					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	0	0	0	0	0	1			

### PGC\_CPU\_PUPSCR field descriptions

Field	Description
31–14 Reserved	This read-only field is reserved and always has the value 0.
13–8 SW2ISO	After asserting , the PGC waits a number of 32k clocks equal to the value of SW2ISO before negating isolation.  <b>NOTE:</b> SW2ISO must not be programmed to zero. The SW2ISO value should be chosen such that the delay before negating isolation is greater than the LDO ramp-up time.
7–6 Reserved	This read-only field is reserved and always has the value 0.
SW	After a power-up request (pup_req assertion), the PGC waits a number of 32k clocks equal to the value of SW before asserting .  <b>NOTE:</b> SW must not be programmed to zero.

## 27.9.7 Pull Down Sequence Control Register (PGC\_CPU\_PDNSCR)

The PDNSCR contains the power-down timing parameters.

Address: 20D\_C000h base + 2A8h offset = 20D\_C2A8h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
R																																	
W																	ISO2SW	0											ISO				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	1		