

3. Configure Output Mode to unconnected/ disconnected—Write zeros in OM3, OM2, and OM1 in GPT\_CR
4. Disable Input Capture Modes—Write zeros in IM1 and IM2 in GPT\_CR
5. Change clock source CLKSRC to the desired value in GPT\_CR register.
6. Assert the SWR bit in GPT\_CR register.
7. Clear GPT status register (GPT\_SR) (i.e., w1c).
8. Set ENMOD=1 in GPT\_CR register, to bring GPT counter to 0x00000000.
9. Enable GPT (EN=1) in GPT\_CR register.
10. Enable GPT interrupt register (GPT\_IR).

## 30.6 GPT Memory Map/Register Definition

The GPT has 10 user-accessible 32-bit registers, which are used to configure, operate, and monitor the state of the GPT.

An IP bus write access to the GPT Control Register (GPT\_CR) and the GPT Output Compare Register1 (GPT\_OCR1) results in *one cycle of wait state*, while other valid IP bus accesses incur 0 wait states.

Irrespective of the Response Select signal value, a Write access to the GPT Status Registers (Read-only registers GPT\_ICR1, GPT\_ICR2, GPT\_CNT) will generate a bus exception.

- If the Response Select signal is driven Low, then the Read/Write access to the *unimplemented* address space of GPT (*ips\_addr* is greater than or equal to \$BASE + \$028) will generate a bus exception.
- If the Response Select is driven High, then the Read/Write access to the unimplemented address space of GPT will *not* generate any error response (like a bus exception).

**GPT memory map**

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/ page
209_8000	GPT Control Register (GPT_CR)	32	R/W	0000_0000h	<a href="#">30.6.1/1507</a>
209_8004	GPT Prescaler Register (GPT_PR)	32	R/W	0000_0000h	<a href="#">30.6.2/1511</a>
209_8008	GPT Status Register (GPT_SR)	32	R/W	0000_0000h	<a href="#">30.6.3/1512</a>
209_800C	GPT Interrupt Register (GPT_IR)	32	R/W	0000_0000h	<a href="#">30.6.4/1513</a>
209_8010	GPT Output Compare Register 1 (GPT_OCR1)	32	R/W	FFFF_FFFFh	<a href="#">30.6.5/1514</a>
209_8014	GPT Output Compare Register 2 (GPT_OCR2)	32	R/W	FFFF_FFFFh	<a href="#">30.6.6/1515</a>

*Table continues on the next page...*

**GPT memory map (continued)**

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
209_8018	GPT Output Compare Register 3 (GPT_OCR3)	32	R/W	FFFF_FFFFh	<a href="#">30.6.7/1515</a>
209_801C	GPT Input Capture Register 1 (GPT_ICR1)	32	R	0000_0000h	<a href="#">30.6.8/1516</a>
209_8020	GPT Input Capture Register 2 (GPT_ICR2)	32	R	0000_0000h	<a href="#">30.6.9/1516</a>
209_8024	GPT Counter Register (GPT_CNT)	32	R	0000_0000h	<a href="#">30.6.10/1517</a>

**30.6.1 GPT Control Register (GPT\_CR)**

The GPT Control Register (GPT\_CR) is used to program and configure GPT operations. An IP Bus Write to the GPT Control Register occurs after one cycle of wait state, while an IP Bus Read occurs after 0 wait states.

Address: 209\_8000h base + 0h offset = 209\_8000h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0	0	0													
W	FO3	FO2	FO1		OM3		OM2		OM1		IM2		IM1			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R			0													
SWR						FRR		CLKSRC		STOPEN		DOZEEN		WAITEN		ENMOD
W																EN
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**GPT\_CR field descriptions**

Field	Description
31 FO3	FO3 Force Output Compare Channel 3 FO2 Force Output Compare Channel 2

*Table continues on the next page...*

## GPT\_CR field descriptions (continued)

Field	Description
	<p>FO1 Force Output Compare Channel 1</p> <p>The FOn bit causes the pin action <i>programmed</i> for the timer Output Compare <i>n</i> pin (according to the OMn bits in this register).</p> <ul style="list-style-type: none"> <li>• The OFn flag (OF3, OF2, OF1) in the status register is <b>not affected</b>.</li> <li>• This bit is self-negating and always read as zero.</li> </ul> <p>0 Writing a 0 has no effect. 1 Causes the programmed pin action on the timer Output Compare <i>n</i> pin; the OFn flag is not set.</p>
30 FO2	See F03
29 FO1	See F03
28–26 OM3	<p>OM3 (bits 28-26) controls the Output Compare Channel 3 operating mode. OM2 (bits 25-23) controls the Output Compare Channel 2 operating mode. OM1 (bits 22-20) controls the Output Compare Channel 1 operating mode.</p> <p>The OMn bits specify the response that a compare event will generate on the output pin of Output Compare Channel <i>n</i>.</p> <ul style="list-style-type: none"> <li>• The toggle, clear, and set options cause a change on the output pin <i>only</i> if a compare event occurs.</li> <li>• When OMn is programmed as 1xx (active low pulse), the output pin is set to one immediately on the next input clock; a low pulse (that is an input clock in width) occurs when there is a compare event. Note that here, "input clock" refers to the clock selected by the CLKSRC bits of the GPT Control Register.</li> </ul> <p>000 Output disconnected. No response on pin. 001 Toggle output pin 010 Clear output pin 011 Set output pin 1xx Generate an active low pulse (that is one input clock wide) on the output pin.</p>
25–23 OM2	See OM3
22–20 OM1	See OM3
19–18 IM2	<p>IM2 (bits 19-18, Input Capture Channel 2 operating mode) IM1 (bits 17-16, Input Capture Channel 1 operating mode)</p> <p>The IMn bit field determines the transition on the input pin (for Input capture channel <i>n</i>), which will trigger a capture event.</p> <p>00 capture disabled 01 capture on rising edge only 10 capture on falling edge only 11 capture on both edges</p>
17–16 IM1	See IM2
15 SWR	<p>Software reset.</p> <p>This is the software reset of the GPT module. It is a self-clearing bit.</p> <ul style="list-style-type: none"> <li>• The SWR bit is set when the module is in reset state.</li> </ul>

*Table continues on the next page...*

**GPT\_CR field descriptions (continued)**

Field	Description
	<ul style="list-style-type: none"> <li>The SWR bit is cleared when the reset procedure finishes.</li> <li>Setting the SWR bit resets <b>all of the registers</b> to their default reset values, except for the CLKSRC, EN, ENMOD, STOPEN, WAITEN, and DBGEN bits in the GPT Control Register (this control register).</li> </ul> <p>0 GPT is not in reset state 1 GPT is in reset state</p>
14–10 Reserved	This read-only field is reserved and always has the value 0.
9 FRR	<p>Free-Run or Restart mode.</p> <p>The FFR bit determines the behavior of the GPT when a compare event in channel 1 occurs.</p> <ul style="list-style-type: none"> <li>In Restart mode, after a compare event, the counter resets to 0x00000000 and resumes counting (after the occurrence of a compare event).</li> <li>In Free-Run mode, after a compare event, the counter continues counting until 0xFFFFFFFF and then rolls over to 0.</li> </ul> <p>0 Restart mode 1 Free-Run mode</p>
8–6 CLKSRC	<p>Clock Source select.</p> <p>The CLKSRC bits select which clock will go to the prescaler (and subsequently be used to run the GPT counter).</p> <ul style="list-style-type: none"> <li>The CLKSRC bit field value should only be changed after disabling the GPT by clearing the EN bit in this register (GPT_CR).</li> <li>A software reset does not affect the CLKSRC bit.</li> </ul> <p>000 No clock 001 Peripheral Clock 010 High Frequency Reference Clock 011 External Clock (CLKIN) 100 Low Frequency Reference Clock 101 Crystal oscillator divided by 8 as Reference Clock 111 Crystal oscillator as Reference Clock others Reserved</p>
5 STOPEN	<p>GPT Stop Mode enable.</p> <p>The STOPEN read/write control bit enables GPT operation <i>during Stop mode</i>.</p> <ul style="list-style-type: none"> <li>A hardware reset resets the STOPEN bit.</li> <li>A software reset <i>does not affect</i> the STOPEN bit.</li> </ul> <p>0 GPT is disabled in Stop mode. 1 GPT is enabled in Stop mode.</p>
4 DOZEEN	<p>GPT Doze Mode Enable.</p> <ul style="list-style-type: none"> <li>A hardware reset resets the DOZEEN bit.</li> <li>A software reset <i>does not affect</i> the DOZEEN bit.</li> </ul> <p>0 GPT is disabled in doze mode. 1 GPT is enabled in doze mode.</p>
3 WAITEN	<p>GPT Wait Mode enable.</p> <p>The WAITEN read/write control bit enables GPT operation <i>during Wait mode</i>.</p>

*Table continues on the next page...*

## GPT\_CR field descriptions (continued)

Field	Description
	<ul style="list-style-type: none"> <li>• A hardware reset resets the WAITEN bit.</li> <li>• A software reset <i>does not affect</i> the WAITEN bit.</li> </ul> <p>0 GPT is disabled in wait mode. 1 GPT is enabled in wait mode.</p>
2 DBGEN	<p>GPT debug mode enable.</p> <p>The DBGEN read/write control bit enables GPT operation <i>during Debug mode</i>.</p> <ul style="list-style-type: none"> <li>• A hardware reset resets the DBGEN bit.</li> <li>• A software reset <i>does not affect</i> the DBGEN bit.</li> </ul> <p>0 GPT is disabled in debug mode. 1 GPT is enabled in debug mode.</p>
1 ENMOD	<p>GPT Enable mode.</p> <p>When the GPT is disabled (EN=0), then both the Main Counter and Prescaler Counter <i>freeze their current count values</i>. The ENMOD bit determines the value of the GPT counter when Counter is enabled again (if the EN bit is set).</p> <ul style="list-style-type: none"> <li>• If the ENMOD bit is 1, then the Main Counter and Prescaler Counter values are reset to 0 after GPT is enabled (EN=1).</li> <li>• If the ENMOD bit is 0, then the Main Counter and Prescaler Counter restart counting <i>from their frozen values</i> after GPT is enabled (EN=1).</li> <li>• If GPT is programmed to be disabled in a low power mode (STOP/WAIT), then the Main Counter and Prescaler Counter <i>freeze at their current count values</i> when the GPT enters low power mode.</li> <li>• When GPT exits low power mode, the Main Counter and Prescaler Counter start counting from their frozen values, regardless of the ENMOD bit value.</li> <li>• Setting the SWR bit will clear the Main Counter and Prescaler Counter values, regardless of the value of EN or ENMOD bits.</li> <li>• A hardware reset resets the ENMOD bit.</li> <li>• A software reset <i>does not affect</i> the ENMOD bit.</li> </ul> <p>0 GPT counter will retain its value when it is disabled. 1 GPT counter value is reset to 0 when it is disabled.</p>
0 EN	<p>GPT Enable.</p> <p>The EN bit is the GPT module enable bit.</p> <p><b>Before setting the EN bit</b>, we recommend that <i>all registers be properly programmed</i>.</p> <ul style="list-style-type: none"> <li>• A hardware reset resets the EN bit.</li> <li>• A software reset <i>does not affect</i> the EN bit.</li> </ul> <p>0 GPT is disabled. 1 GPT is enabled.</p>

## 30.6.2 GPT Prescaler Register (GPT\_PR)

The GPT Prescaler Register (GPT\_PR) contains bits that determine the *divide value* of the clock that runs the counter.

Address: 209\_8000h base + 4h offset = 209\_8004h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
R																																		
W																										PRESCALER								
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		

### GPT\_PR field descriptions

Field	Description								
31–12 Reserved	This read-only field is reserved and always has the value 0.								
PRESCALER	<p>Prescaler bits.</p> <p>The clock selected by the CLKSRC field is divided by [PRESCALER + 1], and then used to run the counter.</p> <ul style="list-style-type: none"> <li>A change in the value of the PRESCALER bits cause the Prescaler counter to reset and a new count period to start immediately.</li> <li>See <a href="#">Figure 30-3</a> for the timing diagram.</li> </ul> <table> <tr> <td>0x000</td> <td>Divide by 1</td> </tr> <tr> <td>0x001</td> <td>Divide by 2</td> </tr> <tr> <td>...</td> <td>...</td> </tr> <tr> <td>0xFFFF</td> <td>Divide by 4096</td> </tr> </table>	0x000	Divide by 1	0x001	Divide by 2	...	...	0xFFFF	Divide by 4096
0x000	Divide by 1								
0x001	Divide by 2								
...	...								
0xFFFF	Divide by 4096								

### 30.6.3 GPT Status Register (GPT\_SR)

The GPT Status Register (GPT\_SR) contains bits that indicate that a counter has rolled over, and if any event has occurred on the Input Capture and Output Compare channels. The bits are cleared by writing a 1 to them.

Address: 209\_8000h base + 8h offset = 209\_8008h

Bit	31	30	29	28	27	26	25	24		23	22	21	20	19	18	17	16
R	0																
W																	
Reset	0	0	0	0	0	0	0	0		0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8		7	6	5	4	3	2	1	0
R	0									ROV	IF2	IF1	OF3	OF2	OF1		
W										w1c	w1c	w1c	w1c	w1c	w1c		
Reset	0	0	0	0	0	0	0	0		0	0	0	0	0	0	0	0

#### GPT\_SR field descriptions

Field	Description
31–6 Reserved	This read-only field is reserved and always has the value 0.
5 ROV	Rollover Flag. The ROV bit indicates that the counter has reached its <i>maximum possible value</i> and <i>rolled over</i> to 0 (from which the counter continues counting). The ROV bit is only set if the counter has reached 0xFFFFFFFF in both Restart and Free-Run modes. 0 Rollover has not occurred. 1 Rollover has occurred.
4 IF2	IF2 Input capture 2 Flag IF1 Input capture 1 Flag The IF $n$ bit indicates that a capture event has occurred on Input Capture channel $n$ . 0 Capture event has not occurred. 1 Capture event has occurred.
3 IF1	See IF2
2 OF3	OF3 Output Compare 3 Flag OF2 Output Compare 2 Flag OF1 Output Compare 1 Flag The OF $n$ bit indicates that a compare event has occurred on Output Compare channel $n$ .

Table continues on the next page...

**GPT\_SR field descriptions (continued)**

Field	Description
	0 Compare event has not occurred. 1 Compare event has occurred.
1 OF2	See OF3
0 OF1	See OF3

**30.6.4 GPT Interrupt Register (GPT\_IR)**

The GPT Interrupt Register (GPT\_IR) contains bits that control whether interrupts are generated after rollover, input capture and output compare events.

Address: 209\_8000h base + Ch offset = 209\_800Ch

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R									0							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R								0			ROVIE	IF2IE	IF1IE	OF3IE	OF2IE	OF1IE
W											0	0	0	0	0	0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**GPT\_IR field descriptions**

Field	Description
31–6 Reserved	This read-only field is reserved and always has the value 0.
5 ROVIE	Rollover Interrupt Enable. The ROVIE bit controls the Rollover interrupt. 0 Rollover interrupt is disabled. 1 Rollover interrupt enabled.
4 IF2IE	IF2IE Input capture 2 Interrupt Enable IF1IE Input capture 1 Interrupt Enable The IFnIE bit controls the IFnIE Input Capture <i>n</i> Interrupt Enable.

*Table continues on the next page...*

## GPT IR field descriptions (continued)

Field	Description
	0 IF2IE Input Capture $n$ Interrupt Enable is disabled. 1 IF2IE Input Capture $n$ Interrupt Enable is enabled.
3 IF1IE	See IF2IE
2 OF3IE	OF3IE Output Compare 3 Interrupt Enable OF2IE Output Compare 2 Interrupt Enable OF1IE Output Compare 1 Interrupt Enable The OF $n$ IE bit controls the Output Compare Channel $n$ interrupt. 0 Output Compare Channel $n$ interrupt is disabled. 1 Output Compare Channel $n$ interrupt is enabled.
1 OF2IE	See OF3IE
0 OF1IE	See OF3IE

### 30.6.5 GPT Output Compare Register 1 (GPT OCR1)

The GPT Compare Register 1 (GPT\_OCR1) holds the value that determines when a compare event will be generated on Output Compare Channel 1. Any write access to the Compare register of Channel 1 while in Restart mode (FRR=0) will reset the GPT counter.

An IP Bus Write access to the GPT Output Compare Register1 (GPT\_OCR1) occurs after one cycle of wait state; an IP Bus Read access occurs immediately (0 wait states).

Address: 209 8000h base + 10h offset = 209 8010h

## GPT OCR1 field descriptions

Field	Description
COMP	<p>Compare Value.</p> <p>When the counter value equals the COMP bit field value, a compare event is generated on Output Compare Channel 1.</p>

### 30.6.6 GPT Output Compare Register 2 (GPT\_OCR2)

The GPT Compare Register 2 (GPT\_OCR2) holds the value that determines when a compare event will be generated on Output Compare Channel 2.

Address: 209\_8000h base + 14h offset = 209\_8014h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
R																																	
W																																	
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1		

#### GPT\_OCR2 field descriptions

Field	Description
COMP	Compare Value. When the counter value equals the COMP bit field value, a compare event is generated on Output Compare Channel 2.

### 30.6.7 GPT Output Compare Register 3 (GPT\_OCR3)

The GPT Compare Register 3 (GPT\_OCR3) holds the value that determines when a compare event will be generated on Output Compare Channel 3.

Address: 209\_8000h base + 18h offset = 209\_8018h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
R																																	
W																																	
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1		

#### GPT\_OCR3 field descriptions

Field	Description
COMP	Compare Value. When the counter value equals the COMP bit field value, a compare event is generated on Output Compare Channel 3.

### 30.6.8 GPT Input Capture Register 1 (GPT\_ICR1)

The GPT Input Capture Register 1 (GPT\_ICR1) is a read-only register that holds the value *that was in the counter during the last capture event* on Input Capture Channel 1.

Address: 209\_8000h base + 1Ch offset = 209\_801Ch

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
R																	CAPT																
W																																	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		

#### GPT\_ICR1 field descriptions

Field	Description
CAPT	Capture Value. After a capture event on Input Capture Channel 1 occurs, the current value of the counter is loaded into GPT Input Capture Register 1.

### 30.6.9 GPT Input Capture Register 2 (GPT\_ICR2)

The GPT Input capture Register 2 (GPT\_ICR2) is a read-only register which holds the value that was in the counter during the last capture event on input capture channel 2.

Address: 209\_8000h base + 20h offset = 209\_8020h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
R																	CAPT																
W																																	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		

#### GPT\_ICR2 field descriptions

Field	Description
CAPT	Capture Value. After a capture event on Input Capture Channel 2 occurs, the current value of the counter is loaded into GPT Input Capture Register 2.

### 30.6.10 GPT Counter Register (GPT\_CNT)

The GPT Counter Register (GPT\_CNT) is the main counter's register. GPT\_CNT is a read-only register and can be read *without affecting the counting process* of the GPT.

Address: 209\_8000h base + 24h offset = 209\_8024h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
R																	COUNT																
W																																	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		

#### GPT\_CNT field descriptions

Field	Description
COUNT	Counter Value. The COUNT bits show the current count value of the GPT counter.

