

value taken from the external boot address on the read data bus, with the two LSBs zeroed out. This value is returned to the ARM to be placed in the PC causing code fetch and execution to start from that address.

### 52.4.2.6 Alternate Masters and ROMC

The ROMC sits on the AHB bus of the internal ROM (ROMC). This means that the ROMC can modify values on the read data bus going to the master. Therefore, any master which reads an opcode patched or data patched location will read patched data.

## 52.5 ROMCP Memory Map/Register Definition

All registers are accessible through an IP Bus and can only be accessed in privileged mode. These registers can only be written with 32-bits stores and are clocked by hclk\_reg.

The ROMC register placement was originated from the AWPT design used in the ARM7 platform of Neptune

**ROMC memory map**

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
21A_C0D4	ROMC Data Registers (ROMC_ROMPATCH0D)	32	R/W	0000_0000h	<a href="#">52.5.1/4484</a>
21A_C0D8	ROMC Data Registers (ROMC_ROMPATCH1D)	32	R/W	0000_0000h	<a href="#">52.5.1/4484</a>
21A_C0DC	ROMC Data Registers (ROMC_ROMPATCH2D)	32	R/W	0000_0000h	<a href="#">52.5.1/4484</a>
21A_C0E0	ROMC Data Registers (ROMC_ROMPATCH3D)	32	R/W	0000_0000h	<a href="#">52.5.1/4484</a>
21A_C0E4	ROMC Data Registers (ROMC_ROMPATCH4D)	32	R/W	0000_0000h	<a href="#">52.5.1/4484</a>
21A_C0E8	ROMC Data Registers (ROMC_ROMPATCH5D)	32	R/W	0000_0000h	<a href="#">52.5.1/4484</a>
21A_C0EC	ROMC Data Registers (ROMC_ROMPATCH6D)	32	R/W	0000_0000h	<a href="#">52.5.1/4484</a>
21A_C0F0	ROMC Data Registers (ROMC_ROMPATCH7D)	32	R/W	0000_0000h	<a href="#">52.5.1/4484</a>
21A_C0F4	ROMC Control Register (ROMC_ROMPATCHCNTL)	32	R/W	0840_0000h	<a href="#">52.5.2/4485</a>
21A_C0F8	ROMC Enable Register High (ROMC_ROMPATCHENH)	32	R	0000_0000h	<a href="#">52.5.3/4486</a>
21A_C0FC	ROMC Enable Register Low (ROMC_ROMPATCHENL)	32	R/W	0000_0000h	<a href="#">52.5.4/4486</a>
21A_C100	ROMC Address Registers (ROMC_ROMPATCH0A)	32	R/W	0000_0000h	<a href="#">52.5.5/4487</a>
21A_C104	ROMC Address Registers (ROMC_ROMPATCH1A)	32	R/W	0000_0000h	<a href="#">52.5.5/4487</a>
21A_C108	ROMC Address Registers (ROMC_ROMPATCH2A)	32	R/W	0000_0000h	<a href="#">52.5.5/4487</a>
21A_C10C	ROMC Address Registers (ROMC_ROMPATCH3A)	32	R/W	0000_0000h	<a href="#">52.5.5/4487</a>

*Table continues on the next page...*

## **ROMC memory map (continued)**

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
21A_C110	ROMC Address Registers (ROMC_ROMPATCH4A)	32	R/W	0000_0000h	<a href="#">52.5.5/4487</a>
21A_C114	ROMC Address Registers (ROMC_ROMPATCH5A)	32	R/W	0000_0000h	<a href="#">52.5.5/4487</a>
21A_C118	ROMC Address Registers (ROMC_ROMPATCH6A)	32	R/W	0000_0000h	<a href="#">52.5.5/4487</a>
21A_C11C	ROMC Address Registers (ROMC_ROMPATCH7A)	32	R/W	0000_0000h	<a href="#">52.5.5/4487</a>
21A_C120	ROMC Address Registers (ROMC_ROMPATCH8A)	32	R/W	0000_0000h	<a href="#">52.5.5/4487</a>
21A_C124	ROMC Address Registers (ROMC_ROMPATCH9A)	32	R/W	0000_0000h	<a href="#">52.5.5/4487</a>
21A_C128	ROMC Address Registers (ROMC_ROMPATCH10A)	32	R/W	0000_0000h	<a href="#">52.5.5/4487</a>
21A_C12C	ROMC Address Registers (ROMC_ROMPATCH11A)	32	R/W	0000_0000h	<a href="#">52.5.5/4487</a>
21A_C130	ROMC Address Registers (ROMC_ROMPATCH12A)	32	R/W	0000_0000h	<a href="#">52.5.5/4487</a>
21A_C134	ROMC Address Registers (ROMC_ROMPATCH13A)	32	R/W	0000_0000h	<a href="#">52.5.5/4487</a>
21A_C138	ROMC Address Registers (ROMC_ROMPATCH14A)	32	R/W	0000_0000h	<a href="#">52.5.5/4487</a>
21A_C13C	ROMC Address Registers (ROMC_ROMPATCH15A)	32	R/W	0000_0000h	<a href="#">52.5.5/4487</a>
21A_C208	ROMC Status Register (ROMC_ROMPATCHSR)	32	w1c	0000_0000h	<a href="#">52.5.6/4488</a>

### 52.5.1 ROMC Data Registers (ROMC\_ROMPATCHnD)

The ROMC data registers (ROMC\_ROMPATCH7D through ROMC\_ROMPATCH0D) store the data to use for the 8 1-word data fix events. Each register is associated with an address comparator (7 through 0). When a data fixing event occurs, the value in the data register corresponding to the comparator that has the address match is put on the romc\_hedata[31:0] bus until romc\_hready is asserted by the ROM controller to terminate the access. A MUX external to the ROMC will select this data over that of romc\_hedata[31:0] in returning read data to the ARM core. The selection is done with the control bus rompatch romc\_hedata ovr[1:0] with both bits asserted by the ROMC.

If more than one address comparators match, the highest-numbered one takes precedence, and the value in corresponding data register is used for the patching event.

Address: 21A C000h base + D4h offset + (4d x i), where i=0d to 7d

## ROMC ROMPATCH $n$ D field descriptions

Field	Description
DATAX	<p>Data Fix Registers - Stores the data used for 1-word data fix operations.</p> <p>The values stored within these registers do not affect the writes to the memory system. They are selected over the read data from ROM when a data fix event occurs.</p>

**ROMC\_ROMPATCHnD field descriptions (continued)**

Field	Description
	If any part of the 1-word data fix is read, then the entire word is replaced. Therefore, a byte or half-word read will cause the ROMC to replace the entire word. The word is word address aligned.

**52.5.2 ROMC Control Register (ROMC\_ROMPATCHCNTL)**

The ROMC control register (ROMC\_ROMPATCHCNTL) contains the block disable bit and the data fix enable bits. The block disable bit provides a means to disable the ROMC data fix and opcode patching functions, even when the address comparators are enabled. The External Boot feature is not affected by this bit. The eight data fix enable bits (0 through 7), when set, assign the associated address comparators to data fix operations

**NOTE**

Bits 27 and 22 always read as 1s.

Address: 21A\_C000h base + F4h offset = 21A\_C0F4h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R W	Reserved		DIS						Reserved							
Reset	0	0	0	0	1	0	0	0	0	1	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R W				Reserved										DATAFIX		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**ROMC\_ROMPATCHCNTL field descriptions**

Field	Description
31–30 -	This field is reserved. Reserved
29 DIS	ROMC Disable -- This bit, when set, disables all ROMC operations. This bit is used to enable secure operations. 0 Does not affect any ROMC functions (default) 1 Disable all ROMC functions: data fixing, and opcode patching
28–8 -	This field is reserved. Reserved
DATAFIX	<b>Data Fix Enable - Controls the use of the first 8 address comparators for 1-word data fix or for code patch routine.</b> 0 Address comparator triggers a opcode patch 1 Address comparator triggers a data fix

### 52.5.3 ROMC Enable Register High (ROMC\_ROMPATCHENH)

The ROMC enable register high (ROMC\_ROMPATCHENH) and ROMC enable register low (ROMC\_ROMPATCHENL) control whether or not the associated address comparator can trigger a opcode patch or data fix event. This implementation of the ROMC only has 16 comparators, therefore ROMC\_ROMPATCHENH and the upper half of ROMC\_ROMPATCHENL are read-only. ROMC\_ROMPATCHENL[15:0] are associated with comparators 15 through 0. ROMC\_ROMPATCHENLH[31:0] would have been associated with comparators 63 through 32.

Address: 21A\_C000h base + F8h offset = 21A\_C0F8h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R																	Reserved															
W																																

#### ROMC\_ROMPATCHENH field descriptions

Field	Description
-	This field is reserved. Reserved

### 52.5.4 ROMC Enable Register Low (ROMC\_ROMPATCHENL)

The ROMC enable register high (ROMC\_ROMPATCHENH) and ROMC enable register low (ROMC\_ROMPATCHENL) control whether or not the associated address comparator can trigger a opcode patch or data fix event. This implementation of the ROMC only has 16 comparators, therefore ROMC\_ROMPATCHENH and the upper half of ROMC\_ROMPATCHENL are read-only. ROMC\_ROMPATCHENL[15:0] are associated with comparators 15 through 0. ROMC\_ROMPATCHENLH[31:0] would have been associated with comparators 63 through 32.

Address: 21A\_C000h base + FCh offset = 21A\_C0FCh

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R																	Reserved								ENABLE							
W																																

**ROMC\_ROMPATCHENL field descriptions**

Field	Description
31–16 Reserved	This field is reserved.
ENABLE	<b>Enable Address Comparator</b> - This bit enables the corresponding address comparator to trigger an event.  0 Address comparator disabled 1 Address comparator enabled, ROMC will trigger a opcode patch or data fix event upon matching of the associated address

**52.5.5 ROMC Address Registers (ROMC\_ROMPATCHnA)**

The ROMC address registers (ROMC\_ROMPATCHA0 through ROMC\_ROMPATCHA15) store the memory addresses where opcode patching begins and data fixing occurs. The address registers ROMC\_ROMPATCHA0 through ROMC\_ROMPATCHA15 are each 21 bits wide and dedicated to one 4 Mbyte memory space. Bits 21 through 2 are address bits, to be compared with romc\_haddr[21:2] for a match; bit 1 is also an address bit used for half word selection. Bit 0 is the mode bit (set to 1 for THUMB mode). 1-word data fixing can only be used on the first 8 of the address comparators. ROMC\_ROMPATCHA0 through ROMC\_ROMPATCHA15 are associated each with address comparators 0 through 15.

Address: 21A\_C000h base + 100h offset + (4d × i), where i=0d to 15d

**ROMC\_ROMPATCHnA field descriptions**

Field	Description
31–23 -	This field is reserved. Reserved

Table continues on the next page...

**ROMC\_ROMPATCHnA field descriptions (continued)**

Field	Description
22–1 ADDRX	Address Comparator Registers - Indicates the memory address to be watched. All 16 registers can be used for code patch address comparison. Only the first 8 registers can be used for a 1-word data fix address comparison.  Bit 1 is ignored if data fix. Only used in code patch
0 THUMBX	THUMB Comparator Select - Indicates that this address will trigger a THUMB opcode patch or an ARM opcode patch. If this watchpoint is selected to be a data fix, then this bit is ignored as all data fixes are 1-word data fixes.  0 ARM patch 1 THUMB patch (ignore if data fix)

**52.5.6 ROMC Status Register (ROMC\_ROMPATCHSR)**

The ROMC status register (ROMC\_ROMPATCHSR) indicates the current state of the ROMC and the source number of the most recent address comparator event.

Address: 21A\_C000h base + 208h offset = 21A\_C208h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	Reserved												SW	Reserv ed		
W	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Reset</b>																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	Reserved								SOURCE							
W	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Reset</b>																

**ROMC\_ROMPATCHSR field descriptions**

Field	Description
31–18 -	This field is reserved. Reserved
17 SW	ROMC AHB Multiple Address Comparator matches Indicator - Indicates that multiple address comparator matches occurred. Writing a 1 to this bit will clear this it.  0 no event or comparator collisions 1 a collision has occurred
16–6 -	This field is reserved. Reserved
SOURCE	ROMC Source Number - Binary encoding of the number of the address comparator which has an address match in the most recent patch event on ROMC AHB. If multiple matches occurred, the highest priority source number is used.

*Table continues on the next page...*

**ROMC\_ROMPATCHSR field descriptions (continued)**

Field	Description
0	Address Comparator 0 matched
1	Address Comparator 1 matched
15	Address Comparator 15 matched

