

35.6 Software restriction

Software should ensure that there is a delay of at least two module clock cycles after it sets the I2C_I2CR[RSTA] bit and before writing to the I2C_I2DR register. The maximum possible clock period of the module clock is 78 ns.

35.7 I2C Memory Map/Register Definition

The I2C contains five 16-bit registers.

NOTE

Registers at offsets 0x0002, 0x0006, 0x000A, and 0x000E are reserved for future additions.

I2C memory map

| Absolute address (hex) | Register name | Width (in bits) | Access | Reset value | Section/page |
|------------------------|--|-----------------|--------|-------------|-----------------------------|
| 21A_0000 | I2C Address Register (I2C1_IADR) | 16 | R/W | 0000h | 35.7.1/1911 |
| 21A_0004 | I2C Frequency Divider Register (I2C1_IFDR) | 16 | R/W | 0000h | 35.7.2/1911 |
| 21A_0008 | I2C Control Register (I2C1_I2CR) | 16 | R/W | 0000h | 35.7.3/1913 |
| 21A_000C | I2C Status Register (I2C1_I2SR) | 16 | R/W | 0081h | 35.7.4/1914 |
| 21A_0010 | I2C Data I/O Register (I2C1_I2DR) | 16 | R/W | 0000h | 35.7.5/1916 |
| 21A_4000 | I2C Address Register (I2C2_IADR) | 16 | R/W | 0000h | 35.7.1/1911 |
| 21A_4004 | I2C Frequency Divider Register (I2C2_IFDR) | 16 | R/W | 0000h | 35.7.2/1911 |
| 21A_4008 | I2C Control Register (I2C2_I2CR) | 16 | R/W | 0000h | 35.7.3/1913 |
| 21A_400C | I2C Status Register (I2C2_I2SR) | 16 | R/W | 0081h | 35.7.4/1914 |
| 21A_4010 | I2C Data I/O Register (I2C2_I2DR) | 16 | R/W | 0000h | 35.7.5/1916 |
| 21A_8000 | I2C Address Register (I2C3_IADR) | 16 | R/W | 0000h | 35.7.1/1911 |
| 21A_8004 | I2C Frequency Divider Register (I2C3_IFDR) | 16 | R/W | 0000h | 35.7.2/1911 |
| 21A_8008 | I2C Control Register (I2C3_I2CR) | 16 | R/W | 0000h | 35.7.3/1913 |
| 21A_800C | I2C Status Register (I2C3_I2SR) | 16 | R/W | 0081h | 35.7.4/1914 |
| 21A_8010 | I2C Data I/O Register (I2C3_I2DR) | 16 | R/W | 0000h | 35.7.5/1916 |

35.7.1 I2C Address Register (I2Cx_IADR)

Address: Base address + 0h offset

| | | | | | | | | | | | | | | | | |
|-------|----|----|----|----|----|----|---|---|-----|---|---|---|---|---|---|---|
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Read | 0 | | | | | | | | ADR | | | | | | | 0 |
| Write | | | | | | | | | | | | | | | | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

I2Cx_IADR field descriptions

| Field | Description |
|------------------|--|
| 15–8 Reserved | This read-only field is reserved and always has the value 0. |
| 7–1 ADR | Slave address. Contains the specific slave address to be used by the I2C. Slave mode is the default I2C mode for an address match on the bus. NOTE: The I2C_IADR holds the address to which the I2C responds when addressed as a slave. The slave address is not the address sent on the bus during the address transfer. The register is not reset by a software reset. |
| 0 Reserved | This read-only field is reserved and always has the value 0. |

35.7.2 I2C Frequency Divider Register (I2Cx_IFDR)

The I2C_IFDR provides a programmable prescaler to configure the clock for bit-rate selection. The register does not get reset by a software reset.

I2C clock is sourced from PERCLK_ROOT which is routed from IPG_CLK_ROOT. I2C clock frequency can easily be obtained by using the following formula:

I2C clock Frequency = (PERCLK_ROOT frequency)/(division factor corresponding to IFDR)

By default, IPG_CLK_ROOT and PERCLK_ROOT frequencies are set to 49.5MHz, where the root clock is sourced from PLL2's PFD2. Obtaining the frequencies can be accomplished by:

PLL2 = 528MHz

PLL2_PFD2 = 528MHz * 18 / 24 = 396MHz

IPG_CLK_ROOT = (PLL2_PFD2 / ahb_podf) / ipg_podf = (396MHz/4)/2 = 49.5MHz

PER_CLK_ROOT = IPG_CLK_ROOT/perclk_podf = 49.5MHz/1 = 49.5MHz

NOTE

The above calculation assumes that the default CCM register settings, routing, and division factors are used. If different routing, PFD values, and/or division factors are used, the user must adjust the parameters accordingly to calculate the correct clock frequency.

The following table describes the divider and register values for the register field "IC."

Table 35-13. I2C_IFDR Register Field Values

| IC | Divider | | IC | Divider | | IC | Divider | | IC | Divider |
|------|---------|--|------|---------|--|------|---------|--|------|---------|
| 0x00 | 30 | | 0x10 | 288 | | 0x20 | 22 | | 0x30 | 160 |
| 0x01 | 32 | | 0x11 | 320 | | 0x21 | 24 | | 0x31 | 192 |
| 0x02 | 36 | | 0x12 | 384 | | 0x22 | 26 | | 0x32 | 224 |
| 0x03 | 42 | | 0x13 | 480 | | 0x23 | 28 | | 0x33 | 256 |
| 0x04 | 48 | | 0x14 | 576 | | 0x24 | 32 | | 0x34 | 320 |
| 0x05 | 52 | | 0x15 | 640 | | 0x25 | 36 | | 0x35 | 384 |
| 0x06 | 60 | | 0x16 | 768 | | 0x26 | 40 | | 0x36 | 448 |
| 0x07 | 72 | | 0x17 | 960 | | 0x27 | 44 | | 0x37 | 512 |
| 0x08 | 80 | | 0x18 | 1152 | | 0x28 | 48 | | 0x38 | 640 |
| 0x09 | 88 | | 0x19 | 1280 | | 0x29 | 56 | | 0x39 | 768 |
| 0x0A | 104 | | 0x1A | 1536 | | 0x2A | 64 | | 0x3A | 896 |
| 0x0B | 128 | | 0x1B | 1920 | | 0x2B | 72 | | 0x3B | 1024 |
| 0x0C | 144 | | 0x1C | 2304 | | 0x2C | 80 | | 0x3C | 1280 |
| 0x0D | 160 | | 0x1D | 2560 | | 0x2D | 96 | | 0x3D | 1536 |
| 0x0E | 192 | | 0x1E | 3072 | | 0x2E | 112 | | 0x3E | 1792 |
| 0x0F | 240 | | 0x1F | 3840 | | 0x2F | 128 | | 0x3F | 2048 |

Address: Base address + 4h offset

| | | | | | | | | | | | | | | | | |
|-------|----|----|----|----|----|----|---|---|---|---|----|---|---|---|---|---|
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Read | 0 | | | | | | | | | | IC | | | | | |
| Write | | | | | | | | | | | | | | | | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

I2Cx_IFDR field descriptions

| Field | Description |
|------------------|---|
| 15–6 Reserved | This read-only field is reserved and always has the value 0. |
| IC | <p>I2C clock rate. Prescales the clock for bit-rate selection. Due to potentially slow I2Cn_SCL and I2Cn_SDA rise and fall times, bus signals are sampled at the prescaler frequency. The serial bit clock frequency may be lower than IPG_CLK_ROOT divided by the divider shown in the I2C Data I/O Register.</p> <p>NOTE: The IC value should not be changed during the data transfer, however, it can be changed before a Repeat Start or Start programming sequence in I2C. The I2C protocol supports bit rates of up to 400 kbps. The IC bits need to be programmed in accordance with this constraint.</p> |

35.7.3 I2C Control Register (I2Cx_I2CR)

The I2C_I2CR is used to enable the I2C and the I2C interrupt. It also contains bits that govern operation as a slave or a master.

Address: Base address + 8h offset

| | | | | | | | | |
|-------|-----|-----|------|-----|------|------|---|---|
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| Read | 0 | | | | | | | |
| Write | | | | | | | | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Read | | | | | | 0 | 0 | |
| Write | IEN | IEN | MSTA | MTX | TXAK | RSTA | | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

I2Cx_I2CR field descriptions

| Field | Description |
|------------------|---|
| 15–8 Reserved | This read-only field is reserved and always has the value 0. |
| 7 IEN | <p>I2C enable. Also controls the software reset of the entire I2C. Resetting the bit generates an internal reset to the block. If the block is enabled in the middle of a byte transfer, Slave mode ignores the current bus transfer and starts operating when the next Start condition is detected. Master mode is not aware that the bus is busy, so initiating a start cycle may corrupt the current bus cycle, ultimately causing either the current master or the I2C to lose arbitration. Subsequently, bus operation returns to normal.</p> <p>0 The block is disabled, but registers can still be accessed. 1 The I2C is enabled. This bit must be set before any other I2C_I2CR bits have an effect.</p> |
| 6 I2EN | <p>I2C interrupt enable.</p> <p>NOTE: If data is written during the Start condition, that is, just after setting the I2C_I2CR[MSTA] and I2C_I2CR[MTX] bits, then the ICF bit is cleared at the falling edge of SCLK after Start. If data is written after the Start condition and falling edge of SCLK, then the ICF bit is cleared as soon as data is written.</p> <p>0 I2C interrupts are disabled, but the status flag I2C_I2SR[IIF] continues to be set when an Interrupt condition occurs. 1 I2C interrupts are enabled. An I2C interrupt occurs if I2C_I2SR[IIF] is also set.</p> |
| 5 MSTA | <p>Master/Slave mode select bit. If the master loses arbitration, MSTa is cleared without generating a Stop signal.</p> <p>NOTE: The module clock should be on for writing to the MSTa bit.</p> <p>NOTE: The MSTa bit is cleared by software to generate a Stop condition; it can also be cleared by hardware when the I2C loses the bus arbitration.</p> |

Table continues on the next page...

I2Cx_I2CR field descriptions (continued)

| Field | Description |
|-----------|---|
| | 0 Slave mode. Changing MSTA from 1 to 0 generates a Stop and selects Slave mode. 1 Master mode. Changing MSTA from 0 to 1 signals a Start on the bus and selects Master mode. |
| 4 MTX | Transmit/Receive mode select bit. Selects the direction of master and slave transfers. 0 Receive. When a slave is addressed, the software should set MTX according to the slave read/write bit in the I2C status register (I2C_I2SR[SRW]). 1 Transmit. In Master mode, MTX should be set according to the type of transfer required. Therefore, for address cycles, MTX is always 1. |
| 3 TXAK | Transmit acknowledge enable. Specifies the value driven onto I2Cn_SDA during acknowledge cycles for both master and slave receivers. NOTE: Writing TXAK applies only when the I2C bus is a receiver. 0 An acknowledge signal is sent to the bus at the ninth clock bit after receiving one byte of data. 1 No acknowledge signal response is sent (that is, the acknowledge bit = 1). |
| 2 RSTA | Repeat start. Always reads as 0. Attempting a repeat start without bus mastership causes loss of arbitration. 0 No repeat start 1 Generates a Repeated Start condition |
| Reserved | This read-only field is reserved and always has the value 0. |

35.7.4 I2C Status Register (I2Cx_I2SR)

The I2C_I2SR contains bits that indicate transaction direction and status.

Address: Base address + Ch offset

| | | | | | | | | |
|-------|-----|------|-----|-----|----|-----|-----|------|
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| Read | 0 | | | | | | | |
| Write | | | | | | | | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Read | ICF | IAAS | IBB | IAL | 0 | SRW | IIF | RXAK |
| Write | | | | | | | | |
| Reset | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |

I2Cx_I2SR field descriptions

| Field | Description |
|------------------|--|
| 15–8 Reserved | This read-only field is reserved and always has the value 0. |
| 7 ICF | Data transferring bit. While one byte of data is transferred, ICF is cleared. 0 Transfer is in progress. 1 Transfer is complete. This bit is set by the falling edge of the ninth clock of the last byte transfer. |
| 6 IAAS | I2C addressed as a slave bit. The ARM platform is interrupted if the interrupt enable (I2C_I2CR[IEN]) is set. The ARM platform must check the slave read/write bit (SRW) and set its Transfer/Receive mode accordingly. Writing to I2C_I2CR clears this bit. 0 Not addressed 1 Addressed as a slave. Set when its own address (I2C_IADR) matches the calling address. |
| 5 IBB | I2C bus busy bit. Indicates the status of the bus. NOTE: When I2C is enabled (I2C_I2CR[IEN] = 1), it continuously polls the bus data (SDA) and clock (SCL) signals to determine a Start or Stop condition. 0 Bus is idle. If a Stop signal is detected, IBB is cleared. 1 Bus is busy. When Start is detected, IBB is set. |
| 4 IAL | Arbitration lost. Set by hardware in the following circumstances (IAL must be cleared by software by writing a "0" to it at the start of the interrupt service routine): <ul style="list-style-type: none"> I2Cn_SDA input samples low when the master drives high during an address or data-transmit cycle. I2Cn_SDA input samples low when the master drives high during the acknowledge bit of a data-receive cycle. <p>For the above two cases, the bit is set at the falling edge of the ninth I2Cn_SCL clock during the ACK cycle.</p> <ul style="list-style-type: none"> A Start cycle is attempted when the bus is busy. A Repeated Start cycle is requested in Slave mode. A Stop condition is detected when the master did not request it. <p>NOTE: Software cannot set the bit.</p> 0 No arbitration lost. 1 Arbitration is lost. |
| 3 Reserved | This read-only field is reserved and always has the value 0. |
| 2 SRW | Slave read/write. When the I2C is addressed as a slave, IAAS is set, and the slave read/write bit (SRW) indicates the value of the R/W command bit of the calling address sent from the master. SRW is valid only when a complete transfer has occurred, no other transfers have been initiated, and the I2C is a slave and has an address match. 0 Slave receive, master writing to slave 1 Slave transmit, master reading from slave |
| 1 IIF | I2C interrupt. Must be cleared by the software by writing a "0" to it in the interrupt routine. NOTE: The software cannot set the bit. 0 No I2C interrupt pending. 1 An interrupt is pending. |

Table continues on the next page...

I2Cx_I2SR field descriptions (continued)

| Field | Description |
|-----------|--|
| | <p>This causes a processor interrupt request (if the interrupt enable is asserted [I1EN = 1]). The interrupt is set when one of the following occurs:</p> <ul style="list-style-type: none"> • One byte transfer is completed (the interrupt is set at the falling edge of the ninth clock). • An address is received that matches its own specific address in Slave Receive mode. • Arbitration is lost. |
| 0 RXAK | <p>Received acknowledge. This is the value received from the I2Cn_SDA input for the acknowledge bit during a bus cycle.</p> <p>0 An "acknowledge" signal was received after the completion of an 8-bit data transmission on the bus. 1 A "No acknowledge" signal was detected at the ninth clock.</p> |

35.7.5 I2C Data I/O Register (I2Cx_I2DR)

In Master Receive mode, reading the data register allows a read to occur and initiates the next byte to be received. In Slave mode, the same function is available after it is addressed.

Address: Base address + 10h offset

| | | | | | | | | | | | | | | | | |
|-------|----|----|----|----|----|----|---|---|------|---|---|---|---|---|---|---|
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Read | 0 | | | | | | | | DATA | | | | | | | |
| Write | | | | | | | | | | | | | | | | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

I2Cx_I2DR field descriptions

| Field | Description |
|------------------|---|
| 15–8 Reserved | This read-only field is reserved and always has the value 0. |
| DATA | <p>Data Byte. Holds the last data byte received or the next data byte to be transferred. Software writes the next data byte to be transmitted or reads the data byte received.</p> <p>NOTE: The core-written value in I2C_I2DR cannot be read back by the core. Only data written by the I2C bus side can be read.</p> |