

See [Audio Data Reception](#).

- **SPDIFTxLeft, SPDIFTxRight details**

With SPDIF Tx FIFOs three exceptions are associated.

- empty
- under/overrun
- resync

When the empty condition is set for processor data output registers, the processor should write data to the FIFO, before underrun occurs. When empty is set and, for instance, 6 samples need to be written, it is acceptable for the software to write first 6 samples from the LEFT address, followed by 6 samples from the RIGHT address, or 1 sample LEFT, followed by 1 sample RIGHT repeated 6 times. Left should be written before right. The implementation of all data out FIFOs is a double FIFO, one for left and one for right. Empty is set when both FIFOs are empty. Underrun, overrun are set when one of the FIFOs do underrun or do overrun. Resync is set when the hardware resynchronizes left and right FIFOs.

On receiving underrun, overrun interrupt, synchronization between Left and Right words in the FIFOs may be lost. Synchronization will not be lost when the underrun or overrun comes from the IEC60958 side of the FIFO. If the processor reads or writes more data from, for example, left than from right, synchronization will be lost. If automatic resynchronization is enabled, and if the software obeys the rules to let this work, resynchronization will be automatic.

#### **59.4.2.2 Channel Status Transmission**

A total of 48 Consumer channel status bits are transmitted from two registers. Channel Status Bits are ordered first bit left.

CS-channel MSB bit "0" is located in bit position 23 in the memory-mapped register SPDIFTxCChannelCons\_h. CS-channel bit "23" is considered bit 0 in the register. C-channel bits 24-47 are seen as MSB-LSB bits of register SPDIFTxCChannelCons\_l.

#### **59.4.2.3 Validity Flag Transmission**

The validity bit setting is performed via bit 5 of the SPDIF\_SCR register.

### **59.5 SPDIF Memory Map/Register Definition**

**SPDIF memory map**

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
200_4000	SPDIF Configuration Register (SPDIF_SCR)	32	R/W	0000_0400h	59.5.1/5035
200_4004	CDText Control Register (SPDIF_SRCD)	32	R/W	0000_0000h	59.5.2/5037
200_4008	PhaseConfig Register (SPDIF_SRPC)	32	R/W	0000_0000h	59.5.3/5038
200_400C	InterruptEn Register (SPDIF_SIE)	32	R/W	0000_0000h	59.5.4/5039
200_4010	InterruptStat Register (SPDIF_SIS)	32	R	0000_0002h	59.5.5/5041
200_4010	InterruptClear Register (SPDIF_SIC)	32	W	0000_0000h	59.5.6/5043
200_4014	SPDIFRxLeft Register (SPDIF_SRL)	32	R	0000_0000h	59.5.7/5044
200_4018	SPDIFRxRight Register (SPDIF_SRR)	32	R	0000_0000h	59.5.8/5045
200_401C	SPDIFRxCChannel_h Register (SPDIF_SRCSH)	32	R	0000_0000h	59.5.9/5045
200_4020	SPDIFRxCChannel_I Register (SPDIF_SRCSL)	32	R	0000_0000h	59.5.10/5046
200_4024	UchannelRx Register (SPDIF_SRU)	32	R	0000_0000h	59.5.11/5046
200_4028	QchannelRx Register (SPDIF_SRQ)	32	R	0000_0000h	59.5.12/5047
200_402C	SPDIFTxLeft Register (SPDIF_STL)	32	W	0000_0000h	59.5.13/5047
200_4030	SPDIFTxRight Register (SPDIF_STR)	32	W	0000_0000h	59.5.14/5048
200_4034	SPDIFTxCChannelCons_h Register (SPDIF_STCSCH)	32	R/W	0000_0000h	59.5.15/5048
200_4038	SPDIFTxCChannelCons_I Register (SPDIF_STCSCL)	32	R/W	0000_0000h	59.5.16/5049
200_4044	FreqMeas Register (SPDIF_SRFM)	32	R	0000_0000h	59.5.17/5049
200_4050	SPDIFTxClock Register (SPDIF_STC)	32	R/W	0002_0F00h	59.5.18/5050

## 59.5.1 SPDIF Configuration Register (SPDIF\_SCR)

Address: 200\_4000h base + 0h offset = 200\_4000h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
R	Reserved								RxFIFO_Ctrl	RxFIFO_Off_On	RxFIFO_Rst	RxFIFOFull_Sel		RxAutoSync		TxAutoSync	
W									0	0	0	0	0	0	0	0	
Reset									0	0	0	0	0	0	0	0	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
R	TxFIFOEmpty_Sel	Reserved		LOW_POWER	soft_reset	TxFIFO_Ctrl	DMA_RX_En	DMA_TX_En	Reserved		ValCtrl	TxSel			USrc_Sel		
W	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	
Reset	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	

### SPDIF\_SCR field descriptions

Field	Description
31–24 [unimplemented]	This is a 24-bit register the upper byte is unimplemented. This field is reserved.
23 RxFIFO_Ctrl	0 Normal operation 1 Always read zero from Rx data register
22 RxFIFO_Off_On	0 SPDIF Rx FIFO is on 1 SPDIF Rx FIFO is off. Does not accept data from interface
21 RxFIFO_Rst	0 Normal operation 1 Reset register to 1 sample remaining
20–19 RxFIFOFull_Sel	00 Full interrupt if at least 1 sample in Rx left and right FIFOs 01 Full interrupt if at least 4 sample in Rx left and right FIFOs 10 Full interrupt if at least 8 sample in Rx left and right FIFOs 11 Full interrupt if at least 16 sample in Rx left and right FIFO
18 RxAutoSync	0 Rx FIFO auto sync off 1 Rx FIFO auto sync on
17 TxAutoSync	0 Tx FIFO auto sync off 1 Tx FIFO auto sync on


Table continues on the next page...

**SPDIF\_SCR field descriptions (continued)**

Field	Description
16–15 TxFIFOEmpty_Sel	00 Empty interrupt if 0 sample in Tx left and right FIFOs 01 Empty interrupt if at most 4 sample in Tx left and right FIFOs 10 Empty interrupt if at most 8 sample in Tx left and right FIFOs 11 Empty interrupt if at most 12 sample in Tx left and right FIFOs
14 -	This field is reserved. Reserved
13 LOW_POWER	When write 1 to this bit, it will cause SPDIF enter low-power mode. return 1 when SPDIF in Low-Power mode.
12 soft_reset	When write 1 to this bit, it will cause SPDIF software reset. The software reset will last 8 cycles. When in the reset process, return 1 when read. else return 0 when read.
11–10 TxFIFO_Ctrl	00 Send out digital zero on SPDIF Tx 01 Tx Normal operation 10 Reset to 1 sample remaining 11 Reserved
9 DMA_Rx_En	DMA Receive Request Enable (RX FIFO full)
8 DMA_TX_En	DMA Transmit Request Enable (Tx FIFO empty)
7–6 -	This field is reserved. Reserved
5 ValCtrl	0 Outgoing Validity always set 1 Outgoing Validity always clear
4–2 TxSel	000 Off and output 0 001 Feed-through SPdifIN 101 Tx Normal operation Others Reserved
USrc_Sel	00 No embedded U channel 01 U channel from SPDIF receive block (CD mode) 10 Reserved 11 U channel from on chip transmitter

## 59.5.2 CDText Control Register (SPDIF\_SRCD)

Address: 200\_4000h base + 4h offset = 200\_4004h




### SPDIF\_SRCD field descriptions

Field	Description
31–24 [unimplemented]	This is a 24-bit register the upper byte is unimplemented. This field is reserved.
23–15 Reserved	This read-only field is reserved and always has the value 0.
14–8 -	This field is reserved. Reserved. set to zero.
7–3 Reserved	This read-only field is reserved and always has the value 0.
2 -	This field is reserved. Reserved.
1 USyncMode	0 Non-CD data 1 CD user channel subcode
0 -	This field is reserved. Reserved.

### 59.5.3 PhaseConfig Register (SPDIF\_SRPC)

Address: 200\_4000h base + 8h offset = 200\_4008h



#### SPDIF\_SRPC field descriptions

Field	Description
31–24 [unimplemented]	This is a 24-bit register the upper byte is unimplemented. This field is reserved.
23–11 Reserved	This read-only field is reserved and always has the value 0.
10–7 ClkSrc_Sel	Clock source selection, all other settings not shown are reserved: 0000 if (DPLL Locked) SPDIF_RxClk else REF_CLK_32K (XTALOSC) 0001 if (DPLL Locked) SPDIF_RxClk else tx_clk (SPDIF0_CLK_ROOT) 0010 if (DPLL Locked) SPDIF_RxClk else ASRC_EXT_CLK 0011 if (DPLL Locked) SPDIF_RxClk else SPDIF_EXT_CLK 0100 if (DPLL Locked) SPDIF_Rxclk else ESAI_HCKT 0101 REF_CLK_32K (XTALOSC) 0110 tx_clk (SPDIF0_CLK_ROOT) 0111 ASRC_CLK 1000 SPDIF_EXT_CLK 1001 ESAI_HCKT 1010 if (DPLL Locked) SPDIF_RxClk else MLB Clock

Table continues on the next page...


**SPDIF\_SRPC field descriptions (continued)**

Field	Description
	1011 if (DPLL Locked) SPDIF_RxClk else MLB PHY Clock 1100 MLB Clock 1101 MLB PHY Clock
6 LOCK	LOCK bit to show that the internal DPLL is locked, read only
5–3 GainSel	Gain selection: 000 24*(2**10) 001 16*(2**10) 010 12*(2**10) 011 8*(2**10) 100 6*(2**10) 101 4*(2**10) 110 3*(2**10)
Reserved	This read-only field is reserved and always has the value 0.

**59.5.4 InterruptEn Register (SPDIF\_SIE)**

The InterruptEn register (SPDIF\_SIE) provides control over the enabling of interrupts.

Address: 200\_4000h base + Ch offset = 200\_400Ch

**SPDIF\_SIE field descriptions**

Field	Description
31–24 [unimplemented]	This is a 24-bit register the upper byte is unimplemented.

*Table continues on the next page...*

**SPDIF\_SIE field descriptions (continued)**

Field	Description
	This field is reserved.
23 Reserved	This read-only field is reserved and always has the value 0.
22–21 -	This field is reserved. Reserved. set to zero.
20 Lock	SPDIF receiver's DPLL is locked
19 TxUnOv	SPDIF Tx FIFO under/overrun
18 TxResyn	SPDIF Tx FIFO resync
17 CNew	SPDIF receive change in value of control channel
16 ValNoGood	SPDIF validity flag no good
15 SymErr	SPDIF receiver found illegal symbol
14 BitErr	SPDIF receiver found parity bit error
13–11 -	This field is reserved. Reserved. set to zero.
10 URxFul	U Channel receive register full, can't be cleared with reg. IntClear. To clear it, read from U Rx reg.
9 URxOv	U Channel receive register overrun
8 QRxFul	Q Channel receive register full, can't be cleared with reg. IntClear. To clear it, read from Q Rx reg.
7 QRxOv	Q Channel receive register overrun
6 UQSync	U/Q Channel sync found
5 UQErr	U/Q Channel framing error
4 RxFIFOUnOv	Rx FIFO underrun/overrun
3 RxFIFOResyn	Rx FIFO resync
2 LockLoss	SPDIF receiver loss of lock
1 TxEm	SPDIF Tx FIFO empty, can't be cleared with reg. IntClear. To clear it, write toTx FIFO.
0 RxFIFOFul	SPDIF Rx FIFO full, can't be cleared with reg. IntClear. To clear it, read from Rx FIFO.

## 59.5.5 InterruptStat Register (SPDIF\_SIS)

The InterruptStat (SPDIF\_SIS) register is a read only register that provides the status on interrupt operations.

Address: 200\_4000h base + 10h offset = 200\_4010h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R									0			Lock	TxUnOv	TxResyn	CNew	ValNoGood
W																
Reset									0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	SymErr	BitErr		0	URxFul	URxOv	QRxFul	QRxOv	UQSync	UQErr	RxFIFOUnOv	RxFIFOResyn	LockLoss	TxEm	RxFIFOFul	
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0

**SPDIF\_SIS field descriptions**

Field	Description
31–24 [unimplemented]	This is a 24-bit register the upper byte is unimplemented.  This field is reserved.
23–21 Reserved	This read-only field is reserved and always has the value 0.
20 Lock	SPDIF receiver's DPLL is locked
19 TxUnOv	SPDIF Tx FIFO under/overrun
18 TxResyn	SPDIF Tx FIFO resync
17 CNew	SPDIF receive change in value of control channel
16 ValNoGood	SPDIF validity flag no good
15 SymErr	SPDIF receiver found illegal symbol
14 BitErr	SPDIF receiver found parity bit error
13–11 Reserved	This read-only field is reserved and always has the value 0.
10 URxFul	U Channel receive register full, can't be cleared with reg. IntClear. To clear it, read from U Rx reg.
9 URxOv	U Channel receive register overrun
8 QRxFul	Q Channel receive register full, can't be cleared with reg. IntClear. To clear it, read from Q Rx reg.
7 QRxOv	Q Channel receive register overrun
6 UQSync	U/Q Channel sync found
5 UQErr	U/Q Channel framing error
4 RxFIFOUnOv	Rx FIFO underrun/overrun
3 RxFIFOResyn	Rx FIFO resync
2 LockLoss	SPDIF receiver loss of lock
1 TxEm	SPDIF Tx FIFO empty, can't be cleared with reg. IntClear. To clear it, write toTx FIFO.
0 RxFIFOFul	SPDIF Rx FIFO full, can't be cleared with reg. IntClear. To clear it, read from Rx FIFO.

## 59.5.6 InterruptClear Register (SPDIF\_SIC)

The InterruptClear (SPDIF\_SIC) register is a write only register and is used to clear interrupts.

Address: 200\_4000h base + 10h offset = 200\_4010h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R									0							
	Reserved															
W												Lock	TxUnOv	TxResyn	CNew	VaiNoGood
Reset									0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R																
	Reserved															Reserved
W	SymErr	BitErr					URxOv	-	QRxOv	UQSync	UQErr	RxFIFOUnOv	RxFIFOResyn	LockLoss		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### SPDIF\_SIC field descriptions

Field	Description
31–24 [unimplemented]	This is a 24-bit register the upper byte is unimplemented. This field is reserved.
23–21 Reserved	This read-only field is reserved and always has the value 0.
20 Lock	SPDIF receiver's DPLL is locked
19 TxUnOv	SPDIF Tx FIFO under/overrun

Table continues on the next page...

**SPDIF\_SIC field descriptions (continued)**

Field	Description
18 TxResyn	SPDIF Tx FIFO resync
17 CNew	SPDIF receive change in value of control channel
16 ValNoGood	SPDIF validity flag no good
15 SymErr	SPDIF receiver found illegal symbol
14 BitErr	SPDIF receiver found parity bit error
13–10 -	This field is reserved. Reserved.
9 URxOv	U Channel receive register overrun
8 -	Reserved
7 QRxOv	Q Channel receive register overrun
6 UQSync	U/Q Channel sync found
5 UQErr	U/Q Channel framing error
4 RxFIFOUnOv	Rx FIFO underrun/overrun
3 RxFIFOResyn	Rx FIFO resync
2 LockLoss	SPDIF receiver loss of lock
-	This field is reserved. Reserved.

**59.5.7 SPDIFRxLeft Register (SPDIF\_SRL)**

SPDIFRxLeft register is an audio data reception register.

Address: 200\_4000h base + 14h offset = 200\_4014h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	Reserved								RxDataLeft																							
W	Reset								0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0


**SPDIF\_SRL field descriptions**

Field	Description
31–24 [unimplemented]	This is a 24-bit register the upper byte is unimplemented.  This field is reserved.
RxDataLeft	Processor receive SPDIF data left

**59.5.8 SPdifRxRight Register (SPDIF\_SRR)**

SPDIFRxRight register is an audio data reception register.

Address: 200\_4000h base + 18h offset = 200\_4018h


**SPDIF\_SRR field descriptions**

Field	Description
31–24 [unimplemented]	This is a 24-bit register the upper byte is unimplemented.  This field is reserved.
RxDataRight	Processor receive SPDIF data right

**59.5.9 SPdifRxCChannel\_h Register (SPDIF\_SRCSH)**

SPDIFRxCCChannel\_h register is a channel status reception register.

Address: 200\_4000h base + 1Ch offset = 200\_401Ch




**SPDIF\_SRCSH field descriptions**

Field	Description
31–24 [unimplemented]	This is a 24-bit register the upper byte is unimplemented.  This field is reserved.
RxCChannel_h	SPDIF receive C channel register, contains first 24 bits of C channel without interpretation

**59.5.10 SPDIFRxCChannel\_I Register (SPDIF\_SRCSL)**

SPDIFRxCChannel\_I register is a channel status reception register.

Address: 200\_4000h base + 20h offset = 200\_4020h


**SPDIF\_SRCSL field descriptions**

Field	Description
31–24 [unimplemented]	This is a 24-bit register the upper byte is unimplemented.  This field is reserved.
RxCChannel_I	SPDIF receive C channel register, contains next 24 bits of C channel without interpretation

**59.5.11 UchannelRx Register (SPDIF\_SRU)**

UChannelRx register is a user bits reception register.

Address: 200\_4000h base + 24h offset = 200\_4024h



**SPDIF\_SRU field descriptions**

Field	Description
31–24 [unimplemented]	This field is reserved. This is a 24-bit register the upper byte is unimplemented.
RxUChannel	SPDIF receive U channel register, contains next 3 U channel bytes

**59.5.12 QchannelRx Register (SPDIF\_SRQ)**

QChannelRx register is a user bits reception register.

Address: 200\_4000h base + 28h offset = 200\_4028h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	Reserved												RxQChannel																			
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		

**SPDIF\_SRQ field descriptions**

Field	Description
31–24 [unimplemented]	This is a 24-bit register the upper byte is unimplemented. This field is reserved.
RxQChannel	SPDIF receive Q channel register, contains next 3 Q channel bytes

**59.5.13 SPDIITxLeft Register (SPDIF\_STL)**

SPDIITxLeft register is an audio data transmission register.

Address: 200\_4000h base + 2Ch offset = 200\_402Ch

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	Reserved																															
W													TxDataLeft																			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		

**SPDIF\_STL field descriptions**

Field	Description
31–24 [unimplemented]	This field is reserved. This is a 24-bit register the upper byte is unimplemented.
TxDATALEFT	SPDIF transmit left channel data. It is write-only, and always returns zeros when read

**59.5.14 SPDIIFTxRight Register (SPDIF\_STR)**

SPDIIFTxRight register is an audio data transmission register.

Address: 200\_4000h base + 30h offset = 200\_4030h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	Reserved																															
W													TxDataRight																			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		

**SPDIF\_STR field descriptions**

Field	Description
31–24 [unimplemented]	This field is reserved. This is a 24-bit register the upper byte is unimplemented.
TxDATARIGHT	SPDIF transmit right channel data. It is write-only, and always returns zeros when read

**59.5.15 SPDIIFTxCChannelCons\_h Register (SPDIF\_STCSCH)**

SPDIIFTxCChannelCons\_h register is a channel status transmission register.

Address: 200\_4000h base + 34h offset = 200\_4034h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	Reserved												TxCCChannelCons_h																			
W													0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			

**SPDIF\_STCSCH field descriptions**

Field	Description
31–24 [unimplemented]	This is a 24-bit register the upper byte is unimplemented. This field is reserved.

*Table continues on the next page...*

## SPDIF\_STCSCH field descriptions (continued)

Field	Description
TxCChannelCons_h	SPDIF transmit Cons. C channel data, contains first 24 bits without interpretation. When read, it returns the latest data written by the processor

### **59.5.16 SPDIFTxCChannelCons\_I Register (SPDIF\_STCSCL)**

SPDIFTxCChannelCons\_1 register is a channel status transmission register.

Address: 200 4000h base + 38h offset = 200 4038h

## SPDIF STCSCL field descriptions

Field	Description
31–24 [unimplemented]	<p>This is a 24-bit register the upper byte is unimplemented.</p> <p>This field is reserved.</p>
TxCChannelCons_I	SPDIF transmit Cons. C channel data, contains next 24 bits without interpretation. When read, it returns the latest data written by the processor

### 59.5.17 FreqMeas Register (SPDIF\_SRFM)

Address: 200\_4000h base + 44h offset = 200\_4044h

## **SPDIF\_SRFM field descriptions**

Field	Description
31–24 [unimplemented]	<p>This is a 24-bit register the upper byte is unimplemented.</p> <p>This field is reserved.</p>
FreqMeas	Frequency measurement data

### 59.5.18 SPDIIFTxClk Register (SPDIF\_STC)

The SPDIIFTxClk Control register includes the means to select the transmit clock and frequency division.

Address: 200\_4000h base + 50h offset = 200\_4050h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
R	Reserved								0				SYSCLK_DF							
W																				
Reset																				
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
R	SYSCLK_DF							TxClock_Source	tx_all_clk_en	TxClock_DF										
W																				
Reset	0	0	0	0	1	1	1	1	0	0	0	0	0	0	0	0	0			

#### SPDIF\_STC field descriptions

Field	Description
31–24 [unimplemented]	This is a 24-bit register the upper byte is unimplemented.  This field is reserved.
23–20 Reserved	This read-only field is reserved and always has the value 0.
19–11 SYSCLK_DF	system clock divider factor, 2~512.  0 no clock signal 1 divider factor is 2 ... ... 511 divider factor is 512
10–8 TxClock_Source	000 REF_CLK_32K input (XTALOSC 32kHz clock) 001 tx_clk input (from SPDIF0_CLK_ROOT. See CCM.) 010 ASRC_EXT_CLK input 011 SPDIF_EXT_CLK, from pads 100 ESAI_HCKT input 101 ipg_clk input (frequency divided) 110 MLB clock input 111 MLB PHY clock input
7 tx_all_clk_en	Spdif transfer clock enable.When data is going to be transferred, this bit should be set to1.

Table continues on the next page...

**SPDIF\_STC field descriptions (continued)**

Field	Description
	0 disable transfer clock. 1 enable transfer clock.
TxClk_DF	Divider factor (1-128)  0 divider factor is 1 1 divider factor is 2 ... ... 127 divider factor is 128

