

66.2.7.5 Dead Battery Protect

All the descriptions above are based on the assumption that all the power supplies have been on when the device is plugged into a remote host (or charger). However, there are cases when the local battery of the portable device has been so depleted that the system could not be turned on. In such scenarios the user may prefer a method of signaling the external power management unit (PMIC) the existence of the USB charger to draw a current larger than 100mA from the remote host to speed up system boot up or battery charging. The charger detector indeed supports this function.

When we have a fully depleted battery, all the power supplies might be off. Upon insertion of the 5V, the supplies are brought up by the external PMIC and the internal regulators. Due to the 100mA inrush current limit of the USB spec, we cannot draw larger than 100mA current which might be a limit for system boot-up. Since by default, EN_B=0, CHK_CHRG_B=0 and CHK_CONTACT=1, the usb charger detector is automatically enabled without any software operation needed and it can signal the external PMIC the existence of a USB charger through the open-drain output pin USB_OTG_CHD_B. This pin should be pulled up to an external voltage that is acceptable to the PMIC. If this signal is low, then the PMIC can get that the device is connected to a charger. In this case, the PMIC can draw more than 100mA current from the USB.

It should be noted that this function requires cooperation between the chip and the external PMIC. It is suggested that the user consult Freescale for such use cases.

66.3 USB PHY Memory Map/Register Definition

USBPHY Hardware Register Format Summary

USBPHY memory map

| Absolute address (hex) | Register name | Width (in bits) | Access | Reset value | Section/page |
|------------------------|---|-----------------|--------|-------------|-----------------------------|
| 20C_9000 | USB PHY Power-Down Register (USBPHY1_PWD) | 32 | R/W | 001E_1C00h | 66.3.1/5529 |
| 20C_9004 | USB PHY Power-Down Register (USBPHY1_PWD_SET) | 32 | R/W | 001E_1C00h | 66.3.1/5529 |
| 20C_9008 | USB PHY Power-Down Register (USBPHY1_PWD_CLR) | 32 | R/W | 001E_1C00h | 66.3.1/5529 |
| 20C_900C | USB PHY Power-Down Register (USBPHY1_PWD_TOG) | 32 | R/W | 001E_1C00h | 66.3.1/5529 |
| 20C_9010 | USB PHY Transmitter Control Register (USBPHY1_TX) | 32 | R/W | 1006_0607h | 66.3.2/5531 |

Table continues on the next page...

USBPHY memory map (continued)

| Absolute address (hex) | Register name | Width (in bits) | Access | Reset value | Section/ page |
|-------------------------------|---|------------------------|---------------|--------------------|-----------------------------|
| 20C_9014 | USB PHY Transmitter Control Register (USBPHY1_TX_SET) | 32 | R/W | 1006_0607h | 66.3.2/5531 |
| 20C_9018 | USB PHY Transmitter Control Register (USBPHY1_TX_CLR) | 32 | R/W | 1006_0607h | 66.3.2/5531 |
| 20C_901C | USB PHY Transmitter Control Register (USBPHY1_TX_TOG) | 32 | R/W | 1006_0607h | 66.3.2/5531 |
| 20C_9020 | USB PHY Receiver Control Register (USBPHY1_RX) | 32 | R/W | 0000_0000h | 66.3.3/5532 |
| 20C_9024 | USB PHY Receiver Control Register (USBPHY1_RX_SET) | 32 | R/W | 0000_0000h | 66.3.3/5532 |
| 20C_9028 | USB PHY Receiver Control Register (USBPHY1_RX_CLR) | 32 | R/W | 0000_0000h | 66.3.3/5532 |
| 20C_902C | USB PHY Receiver Control Register (USBPHY1_RX_TOG) | 32 | R/W | 0000_0000h | 66.3.3/5532 |
| 20C_9030 | USB PHY General Control Register (USBPHY1_CTRL) | 32 | R/W | C020_0000h | 66.3.4/5534 |
| 20C_9034 | USB PHY General Control Register (USBPHY1_CTRL_SET) | 32 | R/W | C020_0000h | 66.3.4/5534 |
| 20C_9038 | USB PHY General Control Register (USBPHY1_CTRL_CLR) | 32 | R/W | C020_0000h | 66.3.4/5534 |
| 20C_903C | USB PHY General Control Register (USBPHY1_CTRL_TOG) | 32 | R/W | C020_0000h | 66.3.4/5534 |
| 20C_9040 | USB PHY Status Register (USBPHY1_STATUS) | 32 | R/W | 0000_0000h | 66.3.5/5537 |
| 20C_9050 | USB PHY Debug Register (USBPHY1_DEBUG) | 32 | R/W | 7F18_0000h | 66.3.6/5539 |
| 20C_9054 | USB PHY Debug Register (USBPHY1_DEBUG_SET) | 32 | R/W | 7F18_0000h | 66.3.6/5539 |
| 20C_9058 | USB PHY Debug Register (USBPHY1_DEBUG_CLR) | 32 | R/W | 7F18_0000h | 66.3.6/5539 |
| 20C_905C | USB PHY Debug Register (USBPHY1_DEBUG_TOG) | 32 | R/W | 7F18_0000h | 66.3.6/5539 |
| 20C_9060 | UTMI Debug Status Register 0 (USBPHY1_DEBUG0_STATUS) | 32 | R | 0000_0000h | 66.3.7/5541 |
| 20C_9070 | UTMI Debug Status Register 1 (USBPHY1_DEBUG1) | 32 | R/W | 0000_1000h | 66.3.8/5542 |
| 20C_9074 | UTMI Debug Status Register 1 (USBPHY1_DEBUG1_SET) | 32 | R/W | 0000_1000h | 66.3.8/5542 |
| 20C_9078 | UTMI Debug Status Register 1 (USBPHY1_DEBUG1_CLR) | 32 | R/W | 0000_1000h | 66.3.8/5542 |
| 20C_907C | UTMI Debug Status Register 1 (USBPHY1_DEBUG1_TOG) | 32 | R/W | 0000_1000h | 66.3.8/5542 |
| 20C_9080 | UTMI RTL Version (USBPHY1_VERSION) | 32 | R | 0402_0000h | 66.3.9/5543 |
| 20C_A000 | USB PHY Power-Down Register (USBPHY2_PWD) | 32 | R/W | 001E_1C00h | 66.3.1/5529 |
| 20C_A004 | USB PHY Power-Down Register (USBPHY2_PWD_SET) | 32 | R/W | 001E_1C00h | 66.3.1/5529 |
| 20C_A008 | USB PHY Power-Down Register (USBPHY2_PWD_CLR) | 32 | R/W | 001E_1C00h | 66.3.1/5529 |
| 20C_A00C | USB PHY Power-Down Register (USBPHY2_PWD_TOG) | 32 | R/W | 001E_1C00h | 66.3.1/5529 |
| 20C_A010 | USB PHY Transmitter Control Register (USBPHY2_TX) | 32 | R/W | 1006_0607h | 66.3.2/5531 |
| 20C_A014 | USB PHY Transmitter Control Register (USBPHY2_TX_SET) | 32 | R/W | 1006_0607h | 66.3.2/5531 |
| 20C_A018 | USB PHY Transmitter Control Register (USBPHY2_TX_CLR) | 32 | R/W | 1006_0607h | 66.3.2/5531 |
| 20C_A01C | USB PHY Transmitter Control Register (USBPHY2_TX_TOG) | 32 | R/W | 1006_0607h | 66.3.2/5531 |
| 20C_A020 | USB PHY Receiver Control Register (USBPHY2_RX) | 32 | R/W | 0000_0000h | 66.3.3/5532 |

Table continues on the next page...

USBPHY memory map (continued)

| Absolute address (hex) | Register name | Width (in bits) | Access | Reset value | Section/page |
|------------------------|--|-----------------|--------|-------------|-----------------------------|
| 20C_A024 | USB PHY Receiver Control Register (USBPHY2_RX_SET) | 32 | R/W | 0000_0000h | 66.3.3/5532 |
| 20C_A028 | USB PHY Receiver Control Register (USBPHY2_RX_CLR) | 32 | R/W | 0000_0000h | 66.3.3/5532 |
| 20C_A02C | USB PHY Receiver Control Register (USBPHY2_RX_TOG) | 32 | R/W | 0000_0000h | 66.3.3/5532 |
| 20C_A030 | USB PHY General Control Register (USBPHY2_CTRL) | 32 | R/W | C020_0000h | 66.3.4/5534 |
| 20C_A034 | USB PHY General Control Register (USBPHY2_CTRL_SET) | 32 | R/W | C020_0000h | 66.3.4/5534 |
| 20C_A038 | USB PHY General Control Register (USBPHY2_CTRL_CLR) | 32 | R/W | C020_0000h | 66.3.4/5534 |
| 20C_A03C | USB PHY General Control Register (USBPHY2_CTRL_TOG) | 32 | R/W | C020_0000h | 66.3.4/5534 |
| 20C_A040 | USB PHY Status Register (USBPHY2_STATUS) | 32 | R/W | 0000_0000h | 66.3.5/5537 |
| 20C_A050 | USB PHY Debug Register (USBPHY2_DEBUG) | 32 | R/W | 7F18_0000h | 66.3.6/5539 |
| 20C_A054 | USB PHY Debug Register (USBPHY2_DEBUG_SET) | 32 | R/W | 7F18_0000h | 66.3.6/5539 |
| 20C_A058 | USB PHY Debug Register (USBPHY2_DEBUG_CLR) | 32 | R/W | 7F18_0000h | 66.3.6/5539 |
| 20C_A05C | USB PHY Debug Register (USBPHY2_DEBUG_TOG) | 32 | R/W | 7F18_0000h | 66.3.6/5539 |
| 20C_A060 | UTMI Debug Status Register 0 (USBPHY2_DEBUG0_STATUS) | 32 | R | 0000_0000h | 66.3.7/5541 |
| 20C_A070 | UTMI Debug Status Register 1 (USBPHY2_DEBUG1) | 32 | R/W | 0000_1000h | 66.3.8/5542 |
| 20C_A074 | UTMI Debug Status Register 1 (USBPHY2_DEBUG1_SET) | 32 | R/W | 0000_1000h | 66.3.8/5542 |
| 20C_A078 | UTMI Debug Status Register 1 (USBPHY2_DEBUG1_CLR) | 32 | R/W | 0000_1000h | 66.3.8/5542 |
| 20C_A07C | UTMI Debug Status Register 1 (USBPHY2_DEBUG1_TOG) | 32 | R/W | 0000_1000h | 66.3.8/5542 |
| 20C_A080 | UTMI RTL Version (USBPHY2_VERSION) | 32 | R | 0402_0000h | 66.3.9/5543 |

66.3.1 USB PHY Power-Down Register (USBPHYx_PWDn)

The USB PHY Power-Down Register provides overall control of the PHY power state. Before programming this register, the PHY clocks must be enabled in registers USBPHYx_CTRLn and CCM_ANALOG_USBPHYx_PLL_480_CTRLn.

Address: Base address + 0h offset + (4d × i), where i=0d to 3d

| | | | | | | | | | | | | | | | | | |
|-------|-------|----|----|----------|------------|---------|-------|----|----|----|----|----|---------|-----------|-----------|----------|-------|
| Bit | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | |
| R | RSVD2 | | | | | | | | | | | | RXPWDRX | RXPWDDIFF | RXPWD1PT1 | RXPWDENV | RSVD1 |
| W | | | | | | | | | | | | | | | | | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| R | RSVD1 | | | TXPWDV2I | TXPWDIBIAS | TXPWDFS | RSVD0 | | | | | | | | | | |
| W | | | | | | | | | | | | | | | | | |
| Reset | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |

USBPHYx_PWDn field descriptions

| Field | Description |
|-----------------|--|
| 31–21 RSVD2 | Reserved. |
| 20 RXPWDRX | 0 = Normal operation. 1 = Power-down the entire USB PHY receiver block except for the full-speed differential receiver. Note that this bit will be auto cleared if there is USB wakeup event while ENAUTOCLR_PHY_PWD bit of USBPHYx_CTRL is enabled. |
| 19 RXPWDDIFF | 0 = Normal operation. 1 = Power-down the USB high-speed differential receiver. |

Table continues on the next page...

USBPHYx_PWDn field descriptions (continued)

| Field | Description |
|------------------|--|
| | Note that this bit will be auto cleared if there is USB wakeup event while ENAUTOCLR_PHY_PWD bit of USBPHYx_CTRL is enabled. |
| 18 RXPWD1PT1 | <p>0 = Normal operation.</p> <p>1 = Power-down the USB full-speed differential receiver.</p> <p>Note that this bit will be auto cleared if there is USB wakeup event while ENAUTOCLR_PHY_PWD bit of USBPHYx_CTRL is enabled.</p> |
| 17 RXPWDENV | <p>0 = Normal operation.</p> <p>1 = Power-down the USB high-speed receiver envelope detector (squelch signal).</p> <p>Note that this bit will be auto cleared if there is USB wakeup event while ENAUTOCLR_PHY_PWD bit of USBPHYx_CTRL is enabled.</p> |
| 16–13 RSVD1 | Reserved. |
| 12 TXPWDV2I | <p>0 = Normal operation.</p> <p>1 = Power-down the USB PHY transmit V-to-I converter and the current mirror.</p> <p>Note that this bit will be auto cleared if there is USB wakeup event while ENAUTOCLR_PHY_PWD bit of USBPHYx_CTRL is enabled.</p> <p>Note that these circuits are shared with the battery charge circuit. Setting this to 1 does not power-down these circuits, unless the corresponding bit in the battery charger is also set for power-down.</p> |
| 11 TXPWDIBIAS | <p>0 = Normal operation.</p> <p>1 = Power-down the USB PHY current bias block for the transmitter. This bit should be set only when the USB is in suspend mode. This effectively powers down the entire USB transmit path.</p> <p>Note that this bit will be auto cleared if there is USB wakeup event while ENAUTOCLR_PHY_PWD bit of USBPHYx_CTRL is enabled.</p> <p>Note that these circuits are shared with the battery charge circuit. Setting this bit to 1 does not power-down these circuits, unless the corresponding bit in the battery charger is also set for power-down.</p> |
| 10 TXPWDFS | <p>0 = Normal operation.</p> <p>1 = Power-down the USB full-speed drivers. This turns off the current starvation sources and puts the drivers into high-impedance output.</p> <p>Note that this bit will be auto cleared if there is USB wakeup event while ENAUTOCLR_PHY_PWD bit of USBPHYx_CTRL is enabled.</p> |
| RSVD0 | Reserved. |

66.3.2 USB PHY Transmitter Control Register (USBPHYx_TXn)

The USB PHY Transmitter Control Register handles the transmit controls.

Address: Base address + 10h offset + (4d × i), where i=0d to 3d

| | | | | | | | | | | | | | | | | |
|-------|-------|----|----|--------------------|-----------|----|-------|----|-------|----|-----------|----|-------|----|----|----|
| Bit | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| R | RSVD5 | | | USBPHY_TX_EDGECTRL | | | RSVD2 | | | | TXCAL45DP | | | | | |
| W | | | | | | | | | | | | | | | | |
| Reset | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| R | RSVD1 | | | | TXCAL45DN | | | | RSVD0 | | | | D_CAL | | | |
| W | | | | | | | | | | | | | | | | |
| Reset | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 |


USBPHYx_TXn field descriptions

| Field | Description |
|-----------------------------|---|
| 31–29 RSVD5 | Reserved. |
| 28–26 USBPHY_TX_EDGECTRL | Controls the edge-rate of the current sensing transistors used in HS transmit. NOT FOR CUSTOMER USE. |
| 25–20 RSVD2 | Reserved. |
| 19–16 TXCAL45DP | Decode to select a 45-Ohm resistance to the USB_DP output pin. Maximum resistance = 0000. Resistance is centered by design at 0110. |
| 15–12 RSVD1 | Reserved. Note: This bit should remain clear. |
| 11–8 TXCAL45DN | Decode to select a 45-Ohm resistance to the USB_DN output pin. Maximum resistance = 0000. Resistance is centered by design at 0110. |
| 7–4 RSVD0 | Reserved. Note: This bit should remain clear. |
| D_CAL | Resistor Trimming Code: 0000 = 0.16% 0111 = Nominal 1111 = +25% |

66.3.3 USB PHY Receiver Control Register (USBPHYx_RXn)

The USB PHY Receiver Control Register handles receive path controls.

Address: Base address + 20h offset + (4d × i), where i=0d to 3d



USBPHYx_RXn field descriptions

| Field | Description |
|-----------------|---|
| 31–23 RSVD2 | Reserved. |
| 22 RXDBYPASS | 0 = Normal operation. 1 = Use the output of the USB_DP single-ended receiver in place of the full-speed differential receiver. This test mode is intended for lab use only. |
| 21–7 RSVD1 | Reserved. |

Table continues on the next page...

USBPHYx_RXn field descriptions (continued)

| Field | Description |
|------------------|--|
| 6–4 DISCONADJ | <p>The DISCONADJ field adjusts the trip point for the disconnect detector:</p> <p>000 = Trip-Level Voltage is 0.57500 V</p> <p>001 = Trip-Level Voltage is 0.56875 V</p> <p>010 = Trip-Level Voltage is 0.58125 V</p> <p>011 = Trip-Level Voltage is 0.58750 V</p> <p>1XX = Reserved</p> |
| 3 RSVD0 | Reserved. |
| ENVADJ | <p>The ENVADJ field adjusts the trip point for the envelope detector.</p> <p>000 = Trip-Level Voltage is 0.12500 V</p> <p>001 = Trip-Level Voltage is 0.10000 V</p> <p>010 = Trip-Level Voltage is 0.13750 V</p> <p>011 = Trip-Level Voltage is 0.15000 V</p> <p>1XX = Reserved</p> |

66.3.4 USB PHY General Control Register (USBPHYx_CTRLn)

The USB PHY General Control Register handles OTG and Host controls. This register also includes interrupt enables and connectivity detect enables and results.

Address: Base address + 30h offset + (4d × i), where i=0d to 3d

| | | | | | | | | | | | | | | | | | |
|-------|--------------|--------------|---------------|-------------------|----------------|------------|-------------------|-----------------|---------------|----------------|--------------------|-------------------|----------------------|-------------------|--------------------|------------------|-------------|
| Bit | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | |
| R | SFTRST | CLKGATE | UTMI_SUSPENDM | HOST_FORCE_LS_SE0 | OTG_ID_VALUE | RSVD1 | | | FSDLL_RST_EN | ENVBUSCHG_WKUP | ENIDCHG_WKUP | ENDPDMCHG_WKUP | ENAUTOCLR_PHY_PWD | ENAUTOCLR_CLKGATE | RSVD0 | WAKEUP_IRQ | ENIRQWAKEUP |
| W | | | | | | | | | | | | | | | | | |
| Reset | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| R | ENUTMILEVEL3 | ENUTMILEVEL2 | DATA_ON_LRADC | DEVPLUGIN_IRQ | ENIRQDEVPLUGIN | RESUME_IRQ | ENIRQRESUMEDETECT | RESUMEIRQSTICKY | ENOTGIDDETECT | OTG_ID_CHG_IRQ | DEVPLUGIN_POLARITY | ENDEVPLUGINDETECT | HOSTDISCONDETECT_IRQ | ENIRQHOSTDISCON | ENHOSTDISCONDETECT | ENOTG_ID_CHG_IRQ | |
| W | | | | | | | | | | | | | | | | | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |

USBPHYx_CTRLn field descriptions

| Field | Description |
|-------------------------|---|
| 31 SFTRST | Writing a 1 to this bit will soft-reset the USBPHYx_PWD, USBPHYx_TX, USBPHYx_RX, and USBPHYx_CTRL registers. Set to 0 to release the PHY from reset. |
| 30 CLKGATE | Gate UTMI Clocks. Clear to 0 to run clocks. Set to 1 to gate clocks. Set this to save power while the USB is not actively being used. Configuration state is kept while the clock is gated. Note this bit can be auto-cleared if there is any wakeup event when USB is suspended while ENAUTOCLR_CLKGATE bit of USBPHYx_CTRL is enabled. |
| 29 UTMI_SUSPENDM | Used by the PHY to indicate a powered-down state. If all the power-down bits in the USBPHYx_PWD are enabled, UTMI_SUSPENDM will be 0, otherwise 1. UTMI_SUSPENDM is negative logic, as required by the UTMI specification. |
| 28 HOST_FORCE_LS_SE0 | Forces the next FS packet that is transmitted to have a EOP with LS timing. This bit is used in host mode for the resume sequence. After the packet is transferred, this bit is cleared. The design can use this function to force the LS SE0 or use the USBPHYx_CTRL_UTMI_SUSPENDM to trigger this event when leaving suspend. This bit is used in conjunction with USBPHYx_DEBUG_HOST_RESUME_DEBUG. |
| 27 OTG_ID_VALUE | Almost same as OTGID_STATUS in USBPHYx_STATUS Register. The only difference is that OTG_ID_VALUE has debounce logic to filter the glitches on ID Pad. |
| 26–25 RSVD1 | Reserved. |
| 24 FSDLL_RST_EN | Enables the feature to reset the FSDLL lock detection logic at the end of each TX packet. |
| 23 ENVBUSCHG_WKUP | Enables the feature to wakeup USB if VBUS is toggled when USB is suspended. |
| 22 ENIDCHG_WKUP | Enables the feature to wakeup USB if ID is toggled when USB is suspended. |
| 21 ENDPDMCHG_WKUP | Enables the feature to wakeup USB if DP/DM is toggled when USB is suspended. This bit is enabled by default. |
| 20 ENAUTOCLR_PHY_PWD | Enables the feature to auto-clear the PWD register bits in USBPHYx_PWD if there is wakeup event while USB is suspended. This should be enabled if needs to support auto wakeup without S/W's interaction. |
| 19 ENAUTOCLR_CLKGATE | Enables the feature to auto-clear the CLKGATE bit if there is wakeup event while USB is suspended. This should be enabled if needs to support auto wakeup without S/W's interaction. |
| 18 RSVD0 | Reserved. |
| 17 WAKEUP_IRQ | Indicates that there is a wakeup event. Reset this bit by writing a 1 to the clear address space and not by a general write. |
| 16 ENIRQWAKEUP | Enables interrupt for the wakeup events. |
| 15 ENUTMILEVEL3 | Enables UTMI+ Level3. This should be enabled if needs to support external FS Hub with LS device connected |
| 14 ENUTMILEVEL2 | Enables UTMI+ Level2. This should be enabled if needs to support LS device |
| 13 DATA_ON_LRADC | Enables the LRADC to monitor USB_DP and USB_DM. This is for use in non-USB modes only. |
| 12 DEVPLUGIN_IRQ | Indicates that the device is connected. Reset this bit by writing a 1 to the clear address space and not by a general write. |
| 11 ENIRQDEVPLUGIN | Enables interrupt for the detection of connectivity to the USB line. |

Table continues on the next page...


USBPHYx_CTRLn field descriptions (continued)

| Field | Description |
|---------------------------|---|
| 10 RESUME_IRQ | Indicates that the host is sending a wake-up after suspend. This bit is also set on a reset during suspend. Use this bit to wake up from suspend for either the resume or the reset case. Reset this bit by writing a 1 to the clear address space and not by a general write. |
| 9 ENIRQRESUMEDTECT | Enables interrupt for detection of a non-J state on the USB line. This should only be enabled after the device has entered suspend mode. |
| 8 RESUMEIRQSTICKY | Set to 1 will make RESUME_IRQ bit a sticky bit until software clear it. Set to 0, RESUME_IRQ only set during the wake-up period. |
| 7 ENOTGIDDETECT | Enables circuit to detect resistance of MiniAB ID pin. |
| 6 OTG_ID_CHG_IRQ | OTG ID change interrupt. Indicates the value of ID pin changed. |
| 5 DEVPLUGIN_POLARITY | For device mode, if this bit is cleared to 0, then it trips the interrupt if the device is plugged in. If set to 1, then it trips the interrupt if the device is unplugged. |
| 4 ENDEVPLUGINDETECT | For device mode, enables 200-KOhm pullups for detecting connectivity to the host. |
| 3 HOSTDISCONDETECT_IRQ | Indicates that the device has disconnected in high-speed mode. Reset this bit by writing a 1 to the clear address space and not by a general write. |
| 2 ENIRQHOSTDISCON | Enables interrupt for detection of disconnection to Device when in high-speed host mode. This should be enabled after ENDEVPLUGINDETECT is enabled. |
| 1 ENHOSTDISCONDETECT | For host mode, enables high-speed disconnect detector. This signal allows the override of enabling the detection that is normally done in the UTMI controller. The UTMI controller enables this circuit whenever the host sends a start-of-frame packet. SW shall set this bit when it found the high-speed device is connected, suggested during bus reset, after found high-speed device in USB_PORTSC1.PSPD). SW shall make sure this bit is not set at the end of resume, otherwise a wrong disconnect status may be detected. Suggest clear it after set USB_PORTSC1.SUSP, set it again after resume is ended(USB_PORTSC1.FPR==0). |
| 0 ENOTG_ID_CHG_IRQ | Enable OTG_ID_CHG_IRQ. |


66.3.5 USB PHY Status Register (USBPHYx_STATUS)

The USB PHY Status Register holds results of IRQ and other detects.

Address: Base address + 40h offset



USB PHY Memory Map/Register Definition



USBPHYx_STATUS field descriptions

| Field | Description |
|------------------------------|---|
| 31–11 RSVD4 | Reserved. |
| 10 RESUME_STATUS | Indicates that the host is sending a wake-up after suspend and has triggered an interrupt. |
| 9 RSVD3 | Reserved. |
| 8 OTGID_STATUS | Indicates the results of ID pin on MiniAB plug. False (0) is when ID resistance is less than Ra_Plug_ID, indicating host (A) side. True (1) is when ID resistance is greater than Rb_Plug_ID, indicating device (B) side. |
| 7 RSVD2 | Reserved. |
| 6 DEVPLUGIN_STATUS | Indicates that the device has been connected on the USB_DP and USB_DM lines. |
| 5–4 RSVD1 | Reserved. |
| 3 HOSTDISCONDETECT_STATUS | Indicates that the device has disconnected while in high-speed host mode. |
| RSVD0 | Reserved. |

66.3.6 USB PHY Debug Register (USBPHYx_DEBUGn)

This register is used to debug the USB PHY.

Address: Base address + 50h offset + (4d × i), where i=0d to 3d

| Bit | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|-------|-------|----|---------|-------------------|--------------------|----|----|----|----------------|-------|---------------|-------------|----------------------|--------------|----|----|
| R | RSVD3 | | CLKGATE | HOST_RESUME_DEBUG | SQUELCHRESETLENGTH | | | | ENSQUELCHRESET | RSVD2 | | | SQUELCHRESETCOUNT | | | |
| W | | | | | | | | | | | | | | | | |
| Reset | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| R | RSVD1 | | | ENTX2RXCOUNT | TX2RXCOUNT | | | | RSVD0 | | ENHSTPULLDOWN | HSTPULLDOWN | DEBUG_INTERFACE_HOLD | OTGIDPIOLOCK | | |
| W | | | | | | | | | | | | | | | | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

USBPHYx_DEBUGn field descriptions

| Field | Description |
|-----------------------------|---|
| 31 RSVD3 | Reserved. |
| 30 CLKGATE | Gate Test Clocks. Clear to 0 for running clocks. Set to 1 to gate clocks. Set this to save power while the USB is not actively being used. Configuration state is kept while the clock is gated. |
| 29 HOST_RESUME_DEBUG | Choose to trigger the host resume SE0 with HOST_FORCE_LS_SE0 = 0 or UTMI_SUSPEND = 1. |
| 28–25 SQUELCHRESETLENGTH | Duration of RESET in terms of the number of 480-MHz cycles. |
| 24 ENSQUELCHRESET | Set bit to allow squelch to reset high-speed receive. |
| 23–21 RSVD2 | Reserved. |
| 20–16 SQUELCHRESETCOUNT | Delay in between the detection of squelch to the reset of high-speed RX. |
| 15–13 RSVD1 | Reserved. |
| 12 ENTX2RXCOUNT | Set this bit to allow a countdown to transition in between TX and RX. |
| 11–8 TX2RXCOUNT | Delay in between the end of transmit to the beginning of receive. This is a Johnson count value and thus will count to 8. |
| 7–6 RSVD0 | Reserved. |
| 5–4 ENHSTPULLDOWN | Set bit 5 to 1 to override the control of the USB_DP 15-KOhm pulldown. Set bit 4 to 1 to override the control of the USB_DM 15-KOhm pulldown. Clear to 0 to disable. |
| 3–2 HSTPULLDOWN | Set bit 3 to 1 to pull down 15-KOhm on USB_DP line. Set bit 2 to 1 to pull down 15-KOhm on USB_DM line. Clear to 0 to disable. |
| 1 DEBUG_INTERFACE_HOLD | Use holding registers to assist in timing for external UTMI interface. |
| 0 OTGIDPIOLOCK | Once OTG ID from USBPHYx_STATUS_OTGID_STATUS, use this to hold the value. This is to save power for the comparators that are used to determine the ID status. |

66.3.7 UTMI Debug Status Register 0 (USBPHYx_DEBUG0_STATUS)

The UTMI Debug Status Register 0 holds multiple views for counters and status of state machines. This is used in conjunction with the USBPHYx_DEBUG1_DBG_ADDRESS field to choose which function to view. The default is described in the bit fields below and is used to count errors.

Address: Base address + 60h offset

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|-------|---------------|----|----|----|----|----|-------------------------|----|----|----|----|----|----|----|----|----|----------------------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| Bit | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| R | SQUELCH_COUNT | | | | | | UTMI_RXERROR_FAIL_COUNT | | | | | | | | | | LOOP_BACK_FAIL_COUNT | | | | | | | | | | | | | | | |
| W | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |


USBPHYx_DEBUG0_STATUS field descriptions

| Field | Description |
|----------------------------------|---|
| 31–26 SQUELCH_COUNT | Running count of the squelch reset instead of normal end for HS RX. |
| 25–16 UTMI_RXERROR_FAIL_COUNT | Running count of the UTMI_RXERROR. |
| LOOP_BACK_FAIL_COUNT | Running count of the failed pseudo-random generator loopback. Each time entering testmode, counter goes to 900D and will count up for every detected packet failure in digital/analog loopback tests. |

66.3.8 UTMI Debug Status Register 1 (USBPHYx_DEBUG1n)

Chooses the muxing of the debug register to be shown in USBPHYX_DEBUG0_STATUS.

Address: Base address + 70h offset + (4d × i), where i=0d to 3d



USBPHYx_DEBUG1n field descriptions

| Field | Description |
|----------------------|--|
| 31–15 RSVD1 | Reserved. |
| 14–13 ENTAILADJVD | Delay increment of the rise of squelch: 00 = Delay is nominal 01 = Delay is +20% 10 = Delay is -20% 11 = Delay is -40% |
| RSVD0 | Reserved. Note: This bit should remain clear. |