

A pseudocode description to drive 4'b0101 on [output3:output0] is as follows:

```
// SET PADS TO GPIO MODE VIA IOMUX.
write sw_mux_ctl_pad_<output[0-3]>.mux_mode, <GPIO_MUX_MODE>
// Enable loopback so we can capture pad value into PSR in output mode
write sw_mux_ctl_pad_<output[0-3]>.sion, 1
// SET GDIR=1 TO OUTPUT BITS.
write GDIR[31:4, output3_bit, output2_bit, output1_bit, output0_bit,] 32'hxxxxxxxxF
// WRITE OUTPUT VALUE=4'b0101 TO DR.
write DR, 32'hxxxxxxxx5
// READ OUTPUT VALUE FROM PSR ONLY.
read_cmp PSR, 32'hxxxxxxxx5
```

## 28.4.4 Interrupt Control Unit

In addition to the general-purpose input/output function, the edge-detect logic in the GPIO peripheral reflects whether a transition has occurred on a given GPIO signal that is configured as an input (GDIR bit = 0). The interrupt control registers (GPIO\_ICR1 and GPIO\_ICR2) may be used to independently configure the interrupt condition of each input signal (low-to-high transition, high-to-low transition, low, or high). For information about GPIO\_ICR1 and GPIO\_ICR2 settings, see [GPIO Memory Map/Register Definition](#).

The interrupt control unit is built of 32 interrupt control subunits, where each subunit handles a single interrupt line.

## 28.5 GPIO Memory Map/Register Definition

There are eight 32-bit GPIO registers. All registers are accessible from the IP interface. Only 32-bit access is supported.

The GPIO memory map is shown in the following table.

**GPIO memory map**

| Absolute address (hex) | Register name                                       | Width (in bits) | Access | Reset value | Section/ page               |
|------------------------|---|-----------------|--------|-------------|-----------------------------|
| 209_C000               | GPIO data register (GPIO1_DR)                       | 32              | R/W    | 0000_0000h  | <a href="#">28.5.1/1431</a> |
| 209_C004               | GPIO direction register (GPIO1_GDIR)                | 32              | R/W    | 0000_0000h  | <a href="#">28.5.2/1432</a> |
| 209_C008               | GPIO pad status register (GPIO1_PSR)                | 32              | R      | 0000_0000h  | <a href="#">28.5.3/1433</a> |
| 209_C00C               | GPIO interrupt configuration register1 (GPIO1_ICR1) | 32              | R/W    | 0000_0000h  | <a href="#">28.5.4/1433</a> |
| 209_C010               | GPIO interrupt configuration register2 (GPIO1_ICR2) | 32              | R/W    | 0000_0000h  | <a href="#">28.5.5/1437</a> |

*Table continues on the next page...*

## GPIO memory map (continued)

| Absolute address (hex) | Register name                                       | Width (in bits) | Access | Reset value | Section/ page               |
|------------------------|---|-----------------|--------|-------------|-----------------------------|
| 209_C014               | GPIO interrupt mask register (GPIO1_IMR)            | 32              | R/W    | 0000_0000h  | <a href="#">28.5.6/1440</a> |
| 209_C018               | GPIO interrupt status register (GPIO1_ISR)          | 32              | w1c    | 0000_0000h  | <a href="#">28.5.7/1441</a> |
| 209_C01C               | GPIO edge select register (GPIO1_EDGE_SEL)          | 32              | R/W    | 0000_0000h  | <a href="#">28.5.8/1442</a> |
| 20A_0000               | GPIO data register (GPIO2_DR)                       | 32              | R/W    | 0000_0000h  | <a href="#">28.5.1/1431</a> |
| 20A_0004               | GPIO direction register (GPIO2_GDIR)                | 32              | R/W    | 0000_0000h  | <a href="#">28.5.2/1432</a> |
| 20A_0008               | GPIO pad status register (GPIO2_PSR)                | 32              | R      | 0000_0000h  | <a href="#">28.5.3/1433</a> |
| 20A_000C               | GPIO interrupt configuration register1 (GPIO2_ICR1) | 32              | R/W    | 0000_0000h  | <a href="#">28.5.4/1433</a> |
| 20A_0010               | GPIO interrupt configuration register2 (GPIO2_ICR2) | 32              | R/W    | 0000_0000h  | <a href="#">28.5.5/1437</a> |
| 20A_0014               | GPIO interrupt mask register (GPIO2_IMR)            | 32              | R/W    | 0000_0000h  | <a href="#">28.5.6/1440</a> |
| 20A_0018               | GPIO interrupt status register (GPIO2_ISR)          | 32              | w1c    | 0000_0000h  | <a href="#">28.5.7/1441</a> |
| 20A_001C               | GPIO edge select register (GPIO2_EDGE_SEL)          | 32              | R/W    | 0000_0000h  | <a href="#">28.5.8/1442</a> |
| 20A_4000               | GPIO data register (GPIO3_DR)                       | 32              | R/W    | 0000_0000h  | <a href="#">28.5.1/1431</a> |
| 20A_4004               | GPIO direction register (GPIO3_GDIR)                | 32              | R/W    | 0000_0000h  | <a href="#">28.5.2/1432</a> |
| 20A_4008               | GPIO pad status register (GPIO3_PSR)                | 32              | R      | 0000_0000h  | <a href="#">28.5.3/1433</a> |
| 20A_400C               | GPIO interrupt configuration register1 (GPIO3_ICR1) | 32              | R/W    | 0000_0000h  | <a href="#">28.5.4/1433</a> |
| 20A_4010               | GPIO interrupt configuration register2 (GPIO3_ICR2) | 32              | R/W    | 0000_0000h  | <a href="#">28.5.5/1437</a> |
| 20A_4014               | GPIO interrupt mask register (GPIO3_IMR)            | 32              | R/W    | 0000_0000h  | <a href="#">28.5.6/1440</a> |
| 20A_4018               | GPIO interrupt status register (GPIO3_ISR)          | 32              | w1c    | 0000_0000h  | <a href="#">28.5.7/1441</a> |
| 20A_401C               | GPIO edge select register (GPIO3_EDGE_SEL)          | 32              | R/W    | 0000_0000h  | <a href="#">28.5.8/1442</a> |
| 20A_8000               | GPIO data register (GPIO4_DR)                       | 32              | R/W    | 0000_0000h  | <a href="#">28.5.1/1431</a> |
| 20A_8004               | GPIO direction register (GPIO4_GDIR)                | 32              | R/W    | 0000_0000h  | <a href="#">28.5.2/1432</a> |
| 20A_8008               | GPIO pad status register (GPIO4_PSR)                | 32              | R      | 0000_0000h  | <a href="#">28.5.3/1433</a> |
| 20A_800C               | GPIO interrupt configuration register1 (GPIO4_ICR1) | 32              | R/W    | 0000_0000h  | <a href="#">28.5.4/1433</a> |
| 20A_8010               | GPIO interrupt configuration register2 (GPIO4_ICR2) | 32              | R/W    | 0000_0000h  | <a href="#">28.5.5/1437</a> |
| 20A_8014               | GPIO interrupt mask register (GPIO4_IMR)            | 32              | R/W    | 0000_0000h  | <a href="#">28.5.6/1440</a> |
| 20A_8018               | GPIO interrupt status register (GPIO4_ISR)          | 32              | w1c    | 0000_0000h  | <a href="#">28.5.7/1441</a> |
| 20A_801C               | GPIO edge select register (GPIO4_EDGE_SEL)          | 32              | R/W    | 0000_0000h  | <a href="#">28.5.8/1442</a> |
| 20A_C000               | GPIO data register (GPIO5_DR)                       | 32              | R/W    | 0000_0000h  | <a href="#">28.5.1/1431</a> |
| 20A_C004               | GPIO direction register (GPIO5_GDIR)                | 32              | R/W    | 0000_0000h  | <a href="#">28.5.2/1432</a> |
| 20A_C008               | GPIO pad status register (GPIO5_PSR)                | 32              | R      | 0000_0000h  | <a href="#">28.5.3/1433</a> |
| 20A_C00C               | GPIO interrupt configuration register1 (GPIO5_ICR1) | 32              | R/W    | 0000_0000h  | <a href="#">28.5.4/1433</a> |
| 20A_C010               | GPIO interrupt configuration register2 (GPIO5_ICR2) | 32              | R/W    | 0000_0000h  | <a href="#">28.5.5/1437</a> |
| 20A_C014               | GPIO interrupt mask register (GPIO5_IMR)            | 32              | R/W    | 0000_0000h  | <a href="#">28.5.6/1440</a> |
| 20A_C018               | GPIO interrupt status register (GPIO5_ISR)          | 32              | w1c    | 0000_0000h  | <a href="#">28.5.7/1441</a> |
| 20A_C01C               | GPIO edge select register (GPIO5_EDGE_SEL)          | 32              | R/W    | 0000_0000h  | <a href="#">28.5.8/1442</a> |
| 20B_0000               | GPIO data register (GPIO6_DR)                       | 32              | R/W    | 0000_0000h  | <a href="#">28.5.1/1431</a> |
| 20B_0004               | GPIO direction register (GPIO6_GDIR)                | 32              | R/W    | 0000_0000h  | <a href="#">28.5.2/1432</a> |
| 20B_0008               | GPIO pad status register (GPIO6_PSR)                | 32              | R      | 0000_0000h  | <a href="#">28.5.3/1433</a> |

Table continues on the next page...

**GPIO memory map (continued)**

| Absolute address (hex) | Register name                                       | Width (in bits) | Access | Reset value | Section/page                |
|------------------------|---|-----------------|--------|-------------|-----------------------------|
| 20B_000C               | GPIO interrupt configuration register1 (GPIO6_ICR1) | 32              | R/W    | 0000_0000h  | <a href="#">28.5.4/1433</a> |
| 20B_0010               | GPIO interrupt configuration register2 (GPIO6_ICR2) | 32              | R/W    | 0000_0000h  | <a href="#">28.5.5/1437</a> |
| 20B_0014               | GPIO interrupt mask register (GPIO6_IMR)            | 32              | R/W    | 0000_0000h  | <a href="#">28.5.6/1440</a> |
| 20B_0018               | GPIO interrupt status register (GPIO6_ISR)          | 32              | w1c    | 0000_0000h  | <a href="#">28.5.7/1441</a> |
| 20B_001C               | GPIO edge select register (GPIO6_EDGE_SEL)          | 32              | R/W    | 0000_0000h  | <a href="#">28.5.8/1442</a> |
| 20B_4000               | GPIO data register (GPIO7_DR)                       | 32              | R/W    | 0000_0000h  | <a href="#">28.5.1/1431</a> |
| 20B_4004               | GPIO direction register (GPIO7_GDIR)                | 32              | R/W    | 0000_0000h  | <a href="#">28.5.2/1432</a> |
| 20B_4008               | GPIO pad status register (GPIO7_PSR)                | 32              | R      | 0000_0000h  | <a href="#">28.5.3/1433</a> |
| 20B_400C               | GPIO interrupt configuration register1 (GPIO7_ICR1) | 32              | R/W    | 0000_0000h  | <a href="#">28.5.4/1433</a> |
| 20B_4010               | GPIO interrupt configuration register2 (GPIO7_ICR2) | 32              | R/W    | 0000_0000h  | <a href="#">28.5.5/1437</a> |
| 20B_4014               | GPIO interrupt mask register (GPIO7_IMR)            | 32              | R/W    | 0000_0000h  | <a href="#">28.5.6/1440</a> |
| 20B_4018               | GPIO interrupt status register (GPIO7_ISR)          | 32              | w1c    | 0000_0000h  | <a href="#">28.5.7/1441</a> |
| 20B_401C               | GPIO edge select register (GPIO7_EDGE_SEL)          | 32              | R/W    | 0000_0000h  | <a href="#">28.5.8/1442</a> |


**28.5.1 GPIO data register (GPIOx\_DR)**

The 32-bit GPIO\_DR register stores data that is ready to be driven to the output lines. If the IOMUXC is in GPIO mode and a given GPIO direction bit is set, then the corresponding DR bit is driven to the output. If a given GPIO direction bit is cleared, then a read of GPIO\_DR reflects the value of the corresponding signal. Two wait states are required in read access for synchronization.

The results of a read of a DR bit depends on the IOMUXC input mode settings and the corresponding GDIR bit as follows:

- If GDIR[n] is set and IOMUXC input mode is GPIO, then reading DR[n] returns the contents of DR[n].
- If GDIR[n] is cleared and IOMUXC input mode is GPIO, then reading DR[n] returns the corresponding input signal's value.
- If GDIR[n] is set and IOMUXC input mode is not GPIO, then reading DR[n] returns the contents of DR[n].
- If GDIR[n] is cleared and IOMUXC input mode is not GPIO, then reading DR[n] always returns zero.

Address: Base address + 0h offset



## **GPIOx DR field descriptions**

| Field | Description  |
|-------|--|
| DR    | <p>Data bits. This register defines the value of the GPIO output when the signal is configured as an output (GDIR[n]=1). Writes to this register are stored in a register. Reading GPIO_DR returns the value stored in the register if the signal is configured as an output (GDIR[n]=1), or the input signal's value if configured as an input (GDIR[n]=0).</p> <p><b>NOTE:</b> The I/O multiplexer must be configured to GPIO mode for the GPIO_DR value to connect with the signal. Reading the data register with the input path disabled always returns a zero value.</p> |

### 28.5.2 GPIO direction register (GPIOx\_GDIR)

`GPIO_GDIR` functions as direction control when the IOMUXC is in GPIO mode. Each bit specifies the direction of a one-bit signal. The mapping of each DIR bit to a corresponding SoC signal is determined by the SoC's pin assignment and the IOMUX table. For more details consult the IOMUXC chapter.

Address: Base address + 4h offset

## **GPIOx GDIR field descriptions**

| Field | Description   |
|-------|---|
| GDIR  | <p>GPIO direction bits. Bit n of this register defines the direction of the GPIO[n] signal.</p> <p><b>NOTE:</b> GPIO_GDIR affects only the direction of the I/O signal when the corresponding bit in the I/O MUX is configured for GPIO.</p> <ul style="list-style-type: none"> <li>0 <b>INPUT</b> — GPIO is configured as input.</li> <li>1 <b>OUTPUT</b> — GPIO is configured as output.</li> </ul> |

### 28.5.3 GPIO pad status register (GPIOx\_PSR)

GPIO\_PSR is a read-only register. Each bit stores the value of the corresponding input signal (as configured in the IOMUX). This register is clocked with the ipg\_clk\_s clock, meaning that the input signal is sampled only when accessing this location. Two wait states are required any time this register is accessed for synchronization.

Address: Base address + 8h offset

| Bit   | 31  | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|-----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| R     | PSR |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
| W     |     |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
| Reset | 0   | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |   |   |

#### GPIOx\_PSR field descriptions

| Field | Description  |
|-------|--|
| PSR   | GPIO pad status bits (status bits). Reading GPIO_PSR returns the state of the corresponding input signal.<br>Settings:<br><b>NOTE:</b> The IOMUXC must be configured to GPIO mode for GPIO_PSR to reflect the state of the corresponding signal. |

### 28.5.4 GPIO interrupt configuration register1 (GPIOx\_ICR1)

GPIO\_ICR1 contains 16 two-bit fields, where each field specifies the interrupt configuration for a different input signal.

Address: Base address + Ch offset

| Bit   | 31    | 30 | 29    | 28 | 27    | 26 | 25    | 24 | 23    | 22 | 21    | 20 | 19   | 18 | 17   | 16 |
|-------|-------|----|-------|----|-------|----|-------|----|-------|----|-------|----|------|----|------|----|
| R     | ICR15 |    | ICR14 |    | ICR13 |    | ICR12 |    | ICR11 |    | ICR10 |    | ICR9 |    | ICR8 |    |
| W     | 0     | 0  | 0     | 0  | 0     | 0  | 0     | 0  | 0     | 0  | 0     | 0  | 0    | 0  | 0    | 0  |
| Reset | 0     | 0  | 0     | 0  | 0     | 0  | 0     | 0  | 0     | 0  | 0     | 0  | 0    | 0  | 0    | 0  |
| Bit   | 15    | 14 | 13    | 12 | 11    | 10 | 9     | 8  | 7     | 6  | 5     | 4  | 3    | 2  | 1    | 0  |
| R     | ICR7  |    | ICR6  |    | ICR5  |    | ICR4  |    | ICR3  |    | ICR2  |    | ICR1 |    | ICR0 |    |
| W     | 0     | 0  | 0     | 0  | 0     | 0  | 0     | 0  | 0     | 0  | 0     | 0  | 0    | 0  | 0    | 0  |
| Reset | 0     | 0  | 0     | 0  | 0     | 0  | 0     | 0  | 0     | 0  | 0     | 0  | 0    | 0  | 0    | 0  |

#### GPIOx\_ICR1 field descriptions

| Field          | Description  |
|----------------|--|
| 31–30<br>ICR15 | Interrupt configuration 1 fields. This register controls the active condition of the interrupt function for GPIO interrupt 15. |

*Table continues on the next page...*

## GPIOx\_ICR1 field descriptions (continued)

| Field          | Description  |
|----------------|--|
|                | <p>Settings:</p> <p>Bits ICRn[1:0] determine the interrupt condition for signal n as follows:</p> <ul style="list-style-type: none"> <li>00 <b>LOW_LEVEL</b> — Interrupt n is low-level sensitive.</li> <li>01 <b>HIGH_LEVEL</b> — Interrupt n is high-level sensitive.</li> <li>10 <b>RISING_EDGE</b> — Interrupt n is rising-edge sensitive.</li> <li>11 <b>FALLING_EDGE</b> — Interrupt n is falling-edge sensitive.</li> </ul>   |
| 29–28<br>ICR14 | <p>Interrupt configuration 1 fields. This register controls the active condition of the interrupt function for GPIO interrupt 14.</p> <p>Settings:</p> <p>Bits ICRn[1:0] determine the interrupt condition for signal n as follows:</p> <ul style="list-style-type: none"> <li>00 <b>LOW_LEVEL</b> — Interrupt n is low-level sensitive.</li> <li>01 <b>HIGH_LEVEL</b> — Interrupt n is high-level sensitive.</li> <li>10 <b>RISING_EDGE</b> — Interrupt n is rising-edge sensitive.</li> <li>11 <b>FALLING_EDGE</b> — Interrupt n is falling-edge sensitive.</li> </ul> |
| 27–26<br>ICR13 | <p>Interrupt configuration 1 fields. This register controls the active condition of the interrupt function for GPIO interrupt 13.</p> <p>Settings:</p> <p>Bits ICRn[1:0] determine the interrupt condition for signal n as follows:</p> <ul style="list-style-type: none"> <li>00 <b>LOW_LEVEL</b> — Interrupt n is low-level sensitive.</li> <li>01 <b>HIGH_LEVEL</b> — Interrupt n is high-level sensitive.</li> <li>10 <b>RISING_EDGE</b> — Interrupt n is rising-edge sensitive.</li> <li>11 <b>FALLING_EDGE</b> — Interrupt n is falling-edge sensitive.</li> </ul> |
| 25–24<br>ICR12 | <p>Interrupt configuration 1 fields. This register controls the active condition of the interrupt function for GPIO interrupt 12.</p> <p>Settings:</p> <p>Bits ICRn[1:0] determine the interrupt condition for signal n as follows:</p> <ul style="list-style-type: none"> <li>00 <b>LOW_LEVEL</b> — Interrupt n is low-level sensitive.</li> <li>01 <b>HIGH_LEVEL</b> — Interrupt n is high-level sensitive.</li> <li>10 <b>RISING_EDGE</b> — Interrupt n is rising-edge sensitive.</li> <li>11 <b>FALLING_EDGE</b> — Interrupt n is falling-edge sensitive.</li> </ul> |
| 23–22<br>ICR11 | <p>Interrupt configuration 1 fields. This register controls the active condition of the interrupt function for GPIO interrupt 11.</p> <p>Settings:</p> <p>Bits ICRn[1:0] determine the interrupt condition for signal n as follows:</p> <ul style="list-style-type: none"> <li>00 <b>LOW_LEVEL</b> — Interrupt n is low-level sensitive.</li> <li>01 <b>HIGH_LEVEL</b> — Interrupt n is high-level sensitive.</li> <li>10 <b>RISING_EDGE</b> — Interrupt n is rising-edge sensitive.</li> <li>11 <b>FALLING_EDGE</b> — Interrupt n is falling-edge sensitive.</li> </ul> |
| 21–20<br>ICR10 | <p>Interrupt configuration 1 fields. This register controls the active condition of the interrupt function for GPIO interrupt 10.</p> <p>Settings:</p>   |

*Table continues on the next page...*

**GPIOx\_ICR1 field descriptions (continued)**

| Field         | Description   |
|---------------|---|
|               | <p>Bits ICRn[1:0] determine the interrupt condition for signal n as follows:</p> <ul style="list-style-type: none"> <li>00 <b>LOW_LEVEL</b> — Interrupt n is low-level sensitive.</li> <li>01 <b>HIGH_LEVEL</b> — Interrupt n is high-level sensitive.</li> <li>10 <b>RISING_EDGE</b> — Interrupt n is rising-edge sensitive.</li> <li>11 <b>FALLING_EDGE</b> — Interrupt n is falling-edge sensitive.</li> </ul>   |
| 19–18<br>ICR9 | <p>Interrupt configuration 1 fields. This register controls the active condition of the interrupt function for GPIO interrupt 9.</p> <p>Settings:</p> <p>Bits ICRn[1:0] determine the interrupt condition for signal n as follows:</p> <ul style="list-style-type: none"> <li>00 <b>LOW_LEVEL</b> — Interrupt n is low-level sensitive.</li> <li>01 <b>HIGH_LEVEL</b> — Interrupt n is high-level sensitive.</li> <li>10 <b>RISING_EDGE</b> — Interrupt n is rising-edge sensitive.</li> <li>11 <b>FALLING_EDGE</b> — Interrupt n is falling-edge sensitive.</li> </ul> |
| 17–16<br>ICR8 | <p>Interrupt configuration 1 fields. This register controls the active condition of the interrupt function for GPIO interrupt 8.</p> <p>Settings:</p> <p>Bits ICRn[1:0] determine the interrupt condition for signal n as follows:</p> <ul style="list-style-type: none"> <li>00 <b>LOW_LEVEL</b> — Interrupt n is low-level sensitive.</li> <li>01 <b>HIGH_LEVEL</b> — Interrupt n is high-level sensitive.</li> <li>10 <b>RISING_EDGE</b> — Interrupt n is rising-edge sensitive.</li> <li>11 <b>FALLING_EDGE</b> — Interrupt n is falling-edge sensitive.</li> </ul> |
| 15–14<br>ICR7 | <p>Interrupt configuration 1 fields. This register controls the active condition of the interrupt function for GPIO interrupt 7.</p> <p>Settings:</p> <p>Bits ICRn[1:0] determine the interrupt condition for signal n as follows:</p> <ul style="list-style-type: none"> <li>00 <b>LOW_LEVEL</b> — Interrupt n is low-level sensitive.</li> <li>01 <b>HIGH_LEVEL</b> — Interrupt n is high-level sensitive.</li> <li>10 <b>RISING_EDGE</b> — Interrupt n is rising-edge sensitive.</li> <li>11 <b>FALLING_EDGE</b> — Interrupt n is falling-edge sensitive.</li> </ul> |
| 13–12<br>ICR6 | <p>Interrupt configuration 1 fields. This register controls the active condition of the interrupt function for GPIO interrupt 6.</p> <p>Settings:</p> <p>Bits ICRn[1:0] determine the interrupt condition for signal n as follows:</p> <ul style="list-style-type: none"> <li>00 <b>LOW_LEVEL</b> — Interrupt n is low-level sensitive.</li> <li>01 <b>HIGH_LEVEL</b> — Interrupt n is high-level sensitive.</li> <li>10 <b>RISING_EDGE</b> — Interrupt n is rising-edge sensitive.</li> <li>11 <b>FALLING_EDGE</b> — Interrupt n is falling-edge sensitive.</li> </ul> |
| 11–10<br>ICR5 | <p>Interrupt configuration 1 fields. This register controls the active condition of the interrupt function for GPIO interrupt 5.</p> <p>Settings:</p> <p>Bits ICRn[1:0] determine the interrupt condition for signal n as follows:</p>  |

*Table continues on the next page...*

## GPIOx\_ICR1 field descriptions (continued)

| Field       | Description  |
|-------------|--|
|             | <p>00 <b>LOW_LEVEL</b> — Interrupt n is low-level sensitive.<br/>     01 <b>HIGH_LEVEL</b> — Interrupt n is high-level sensitive.<br/>     10 <b>RISING_EDGE</b> — Interrupt n is rising-edge sensitive.<br/>     11 <b>FALLING_EDGE</b> — Interrupt n is falling-edge sensitive.</p>  |
| 9–8<br>ICR4 | <p>Interrupt configuration 1 fields. This register controls the active condition of the interrupt function for GPIO interrupt 4.</p> <p>Settings:</p> <p>Bits ICRn[1:0] determine the interrupt condition for signal n as follows:</p> <p>00 <b>LOW_LEVEL</b> — Interrupt n is low-level sensitive.<br/>     01 <b>HIGH_LEVEL</b> — Interrupt n is high-level sensitive.<br/>     10 <b>RISING_EDGE</b> — Interrupt n is rising-edge sensitive.<br/>     11 <b>FALLING_EDGE</b> — Interrupt n is falling-edge sensitive.</p> |
| 7–6<br>ICR3 | <p>Interrupt configuration 1 fields. This register controls the active condition of the interrupt function for GPIO interrupt 3.</p> <p>Settings:</p> <p>Bits ICRn[1:0] determine the interrupt condition for signal n as follows:</p> <p>00 <b>LOW_LEVEL</b> — Interrupt n is low-level sensitive.<br/>     01 <b>HIGH_LEVEL</b> — Interrupt n is high-level sensitive.<br/>     10 <b>RISING_EDGE</b> — Interrupt n is rising-edge sensitive.<br/>     11 <b>FALLING_EDGE</b> — Interrupt n is falling-edge sensitive.</p> |
| 5–4<br>ICR2 | <p>Interrupt configuration 1 fields. This register controls the active condition of the interrupt function for GPIO interrupt 2.</p> <p>Settings:</p> <p>Bits ICRn[1:0] determine the interrupt condition for signal n as follows:</p> <p>00 <b>LOW_LEVEL</b> — Interrupt n is low-level sensitive.<br/>     01 <b>HIGH_LEVEL</b> — Interrupt n is high-level sensitive.<br/>     10 <b>RISING_EDGE</b> — Interrupt n is rising-edge sensitive.<br/>     11 <b>FALLING_EDGE</b> — Interrupt n is falling-edge sensitive.</p> |
| 3–2<br>ICR1 | <p>Interrupt configuration 1 fields. This register controls the active condition of the interrupt function for GPIO interrupt 1.</p> <p>Settings:</p> <p>Bits ICRn[1:0] determine the interrupt condition for signal n as follows:</p> <p>00 <b>LOW_LEVEL</b> — Interrupt n is low-level sensitive.<br/>     01 <b>HIGH_LEVEL</b> — Interrupt n is high-level sensitive.<br/>     10 <b>RISING_EDGE</b> — Interrupt n is rising-edge sensitive.<br/>     11 <b>FALLING_EDGE</b> — Interrupt n is falling-edge sensitive.</p> |
| ICR0        | <p>Interrupt configuration 1 fields. This register controls the active condition of the interrupt function for GPIO interrupt 0.</p> <p>Settings:</p> <p>Bits ICRn[1:0] determine the interrupt condition for signal n as follows:</p> <p>00 <b>LOW_LEVEL</b> — Interrupt n is low-level sensitive.</p>  |

*Table continues on the next page...*

**GPIOx\_ICR1 field descriptions (continued)**

| Field | Description   |
|-------|---|
|       | 01 <b>HIGH_LEVEL</b> — Interrupt n is high-level sensitive.<br>10 <b>RISING_EDGE</b> — Interrupt n is rising-edge sensitive.<br>11 <b>FALLING_EDGE</b> — Interrupt n is falling-edge sensitive. |

**28.5.5 GPIO interrupt configuration register2 (GPIOx\_ICR2)**

GPIO\_ICR2 contains 16 two-bit fields, where each field specifies the interrupt configuration for a different input signal.

Address: Base address + 10h offset

| Bit    | 31    | 30    | 29    | 28    | 27 | 26    | 25 | 24    | 23 | 22    | 21 | 20    | 19 | 18 | 17 | 16 |
|--------|-------|-------|-------|-------|----|-------|----|-------|----|-------|----|-------|----|----|----|----|
| R<br>W | ICR31 | ICR30 | ICR29 | ICR28 |    | ICR27 |    | ICR26 |    | ICR25 |    | ICR24 |    |    |    |    |
| Reset  | 0     | 0     | 0     | 0     | 0  | 0     | 0  | 0     | 0  | 0     | 0  | 0     | 0  | 0  | 0  | 0  |
| Bit    | 15    | 14    | 13    | 12    | 11 | 10    | 9  | 8     | 7  | 6     | 5  | 4     | 3  | 2  | 1  | 0  |
| R<br>W | ICR23 | ICR22 | ICR21 | ICR20 |    | ICR19 |    | ICR18 |    | ICR17 |    | ICR16 |    |    |    |    |
| Reset  | 0     | 0     | 0     | 0     | 0  | 0     | 0  | 0     | 0  | 0     | 0  | 0     | 0  | 0  | 0  | 0  |

**GPIOx\_ICR2 field descriptions**

| Field          | Description  |
|----------------|--|
| 31–30<br>ICR31 | Interrupt configuration 2 fields. This register controls the active condition of the interrupt function for GPIO interrupt 31.<br><br>Settings:<br><br>Bits ICRn[1:0] determine the interrupt condition for signal n as follows:<br><br>00 <b>LOW_LEVEL</b> — Interrupt n is low-level sensitive.<br>01 <b>HIGH_LEVEL</b> — Interrupt n is high-level sensitive.<br>10 <b>RISING_EDGE</b> — Interrupt n is rising-edge sensitive.<br>11 <b>FALLING_EDGE</b> — Interrupt n is falling-edge sensitive. |
| 29–28<br>ICR30 | Interrupt configuration 2 fields. This register controls the active condition of the interrupt function for GPIO interrupt 30.<br><br>Settings:<br><br>Bits ICRn[1:0] determine the interrupt condition for signal n as follows:<br><br>00 <b>LOW_LEVEL</b> — Interrupt n is low-level sensitive.<br>01 <b>HIGH_LEVEL</b> — Interrupt n is high-level sensitive.<br>10 <b>RISING_EDGE</b> — Interrupt n is rising-edge sensitive.<br>11 <b>FALLING_EDGE</b> — Interrupt n is falling-edge sensitive. |
| 27–26<br>ICR29 | Interrupt configuration 2 fields. This register controls the active condition of the interrupt function for GPIO interrupt 29.   |

*Table continues on the next page...*

## GPIOx\_ICR2 field descriptions (continued)

| Field          | Description  |
|----------------|--|
|                | <p>Settings:</p> <p>Bits ICRn[1:0] determine the interrupt condition for signal n as follows:</p> <ul style="list-style-type: none"> <li>00 <b>LOW_LEVEL</b> — Interrupt n is low-level sensitive.</li> <li>01 <b>HIGH_LEVEL</b> — Interrupt n is high-level sensitive.</li> <li>10 <b>RISING_EDGE</b> — Interrupt n is rising-edge sensitive.</li> <li>11 <b>FALLING_EDGE</b> — Interrupt n is falling-edge sensitive.</li> </ul>   |
| 25–24<br>ICR28 | <p>Interrupt configuration 2 fields. This register controls the active condition of the interrupt function for GPIO interrupt 28.</p> <p>Settings:</p> <p>Bits ICRn[1:0] determine the interrupt condition for signal n as follows:</p> <ul style="list-style-type: none"> <li>00 <b>LOW_LEVEL</b> — Interrupt n is low-level sensitive.</li> <li>01 <b>HIGH_LEVEL</b> — Interrupt n is high-level sensitive.</li> <li>10 <b>RISING_EDGE</b> — Interrupt n is rising-edge sensitive.</li> <li>11 <b>FALLING_EDGE</b> — Interrupt n is falling-edge sensitive.</li> </ul> |
| 23–22<br>ICR27 | <p>Interrupt configuration 2 fields. This register controls the active condition of the interrupt function for GPIO interrupt 27.</p> <p>Settings:</p> <p>Bits ICRn[1:0] determine the interrupt condition for signal n as follows:</p> <ul style="list-style-type: none"> <li>00 <b>LOW_LEVEL</b> — Interrupt n is low-level sensitive.</li> <li>01 <b>HIGH_LEVEL</b> — Interrupt n is high-level sensitive.</li> <li>10 <b>RISING_EDGE</b> — Interrupt n is rising-edge sensitive.</li> <li>11 <b>FALLING_EDGE</b> — Interrupt n is falling-edge sensitive.</li> </ul> |
| 21–20<br>ICR26 | <p>Interrupt configuration 2 fields. This register controls the active condition of the interrupt function for GPIO interrupt 26.</p> <p>Settings:</p> <p>Bits ICRn[1:0] determine the interrupt condition for signal n as follows:</p> <ul style="list-style-type: none"> <li>00 <b>LOW_LEVEL</b> — Interrupt n is low-level sensitive.</li> <li>01 <b>HIGH_LEVEL</b> — Interrupt n is high-level sensitive.</li> <li>10 <b>RISING_EDGE</b> — Interrupt n is rising-edge sensitive.</li> <li>11 <b>FALLING_EDGE</b> — Interrupt n is falling-edge sensitive.</li> </ul> |
| 19–18<br>ICR25 | <p>Interrupt configuration 2 fields. This register controls the active condition of the interrupt function for GPIO interrupt 25.</p> <p>Settings:</p> <p>Bits ICRn[1:0] determine the interrupt condition for signal n as follows:</p> <ul style="list-style-type: none"> <li>00 <b>LOW_LEVEL</b> — Interrupt n is low-level sensitive.</li> <li>01 <b>HIGH_LEVEL</b> — Interrupt n is high-level sensitive.</li> <li>10 <b>RISING_EDGE</b> — Interrupt n is rising-edge sensitive.</li> <li>11 <b>FALLING_EDGE</b> — Interrupt n is falling-edge sensitive.</li> </ul> |
| 17–16<br>ICR24 | <p>Interrupt configuration 2 fields. This register controls the active condition of the interrupt function for GPIO interrupt 24.</p> <p>Settings:</p>   |

*Table continues on the next page...*

**GPIOx\_ICR2 field descriptions (continued)**

| Field          | Description  |
|----------------|--|
|                | <p>Bits ICRn[1:0] determine the interrupt condition for signal n as follows:</p> <ul style="list-style-type: none"> <li>00 <b>LOW_LEVEL</b> — Interrupt n is low-level sensitive.</li> <li>01 <b>HIGH_LEVEL</b> — Interrupt n is high-level sensitive.</li> <li>10 <b>RISING_EDGE</b> — Interrupt n is rising-edge sensitive.</li> <li>11 <b>FALLING_EDGE</b> — Interrupt n is falling-edge sensitive.</li> </ul>  |
| 15–14<br>ICR23 | <p>Interrupt configuration 2 fields. This register controls the active condition of the interrupt function for GPIO interrupt 23.</p> <p>Settings:</p> <p>Bits ICRn[1:0] determine the interrupt condition for signal n as follows:</p> <ul style="list-style-type: none"> <li>00 <b>LOW_LEVEL</b> — Interrupt n is low-level sensitive.</li> <li>01 <b>HIGH_LEVEL</b> — Interrupt n is high-level sensitive.</li> <li>10 <b>RISING_EDGE</b> — Interrupt n is rising-edge sensitive.</li> <li>11 <b>FALLING_EDGE</b> — Interrupt n is falling-edge sensitive.</li> </ul> |
| 13–12<br>ICR22 | <p>Interrupt configuration 2 fields. This register controls the active condition of the interrupt function for GPIO interrupt 22.</p> <p>Settings:</p> <p>Bits ICRn[1:0] determine the interrupt condition for signal n as follows:</p> <ul style="list-style-type: none"> <li>00 <b>LOW_LEVEL</b> — Interrupt n is low-level sensitive.</li> <li>01 <b>HIGH_LEVEL</b> — Interrupt n is high-level sensitive.</li> <li>10 <b>RISING_EDGE</b> — Interrupt n is rising-edge sensitive.</li> <li>11 <b>FALLING_EDGE</b> — Interrupt n is falling-edge sensitive.</li> </ul> |
| 11–10<br>ICR21 | <p>Interrupt configuration 2 fields. This register controls the active condition of the interrupt function for GPIO interrupt 21.</p> <p>Settings:</p> <p>Bits ICRn[1:0] determine the interrupt condition for signal n as follows:</p> <ul style="list-style-type: none"> <li>00 <b>LOW_LEVEL</b> — Interrupt n is low-level sensitive.</li> <li>01 <b>HIGH_LEVEL</b> — Interrupt n is high-level sensitive.</li> <li>10 <b>RISING_EDGE</b> — Interrupt n is rising-edge sensitive.</li> <li>11 <b>FALLING_EDGE</b> — Interrupt n is falling-edge sensitive.</li> </ul> |
| 9–8<br>ICR20   | <p>Interrupt configuration 2 fields. This register controls the active condition of the interrupt function for GPIO interrupt 20.</p> <p>Settings:</p> <p>Bits ICRn[1:0] determine the interrupt condition for signal n as follows:</p> <ul style="list-style-type: none"> <li>00 <b>LOW_LEVEL</b> — Interrupt n is low-level sensitive.</li> <li>01 <b>HIGH_LEVEL</b> — Interrupt n is high-level sensitive.</li> <li>10 <b>RISING_EDGE</b> — Interrupt n is rising-edge sensitive.</li> <li>11 <b>FALLING_EDGE</b> — Interrupt n is falling-edge sensitive.</li> </ul> |
| 7–6<br>ICR19   | <p>Interrupt configuration 2 fields. This register controls the active condition of the interrupt function for GPIO interrupt 19.</p> <p>Settings:</p> <p>Bits ICRn[1:0] determine the interrupt condition for signal n as follows:</p>  |

*Table continues on the next page...*

## GPIOx\_ICR2 field descriptions (continued)

| Field        | Description  |
|--------------|--|
|              | 00 <b>LOW_LEVEL</b> — Interrupt n is low-level sensitive.<br>01 <b>HIGH_LEVEL</b> — Interrupt n is high-level sensitive.<br>10 <b>RISING_EDGE</b> — Interrupt n is rising-edge sensitive.<br>11 <b>FALLING_EDGE</b> — Interrupt n is falling-edge sensitive.   |
| 5–4<br>ICR18 | Interrupt configuration 2 fields. This register controls the active condition of the interrupt function for GPIO interrupt 18.<br><br>Settings:<br><br>Bits ICRn[1:0] determine the interrupt condition for signal n as follows:<br><br>00 <b>LOW_LEVEL</b> — Interrupt n is low-level sensitive.<br>01 <b>HIGH_LEVEL</b> — Interrupt n is high-level sensitive.<br>10 <b>RISING_EDGE</b> — Interrupt n is rising-edge sensitive.<br>11 <b>FALLING_EDGE</b> — Interrupt n is falling-edge sensitive. |
| 3–2<br>ICR17 | Interrupt configuration 2 fields. This register controls the active condition of the interrupt function for GPIO interrupt 17.<br><br>Settings:<br><br>Bits ICRn[1:0] determine the interrupt condition for signal n as follows:<br><br>00 <b>LOW_LEVEL</b> — Interrupt n is low-level sensitive.<br>01 <b>HIGH_LEVEL</b> — Interrupt n is high-level sensitive.<br>10 <b>RISING_EDGE</b> — Interrupt n is rising-edge sensitive.<br>11 <b>FALLING_EDGE</b> — Interrupt n is falling-edge sensitive. |
| ICR16        | Interrupt configuration 2 fields. This register controls the active condition of the interrupt function for GPIO interrupt 16.<br><br>Settings:<br><br>Bits ICRn[1:0] determine the interrupt condition for signal n as follows:<br><br>00 <b>LOW_LEVEL</b> — Interrupt n is low-level sensitive.<br>01 <b>HIGH_LEVEL</b> — Interrupt n is high-level sensitive.<br>10 <b>RISING_EDGE</b> — Interrupt n is rising-edge sensitive.<br>11 <b>FALLING_EDGE</b> — Interrupt n is falling-edge sensitive. |

## 28.5.6 GPIO interrupt mask register (GPIOx\_IMR)

GPIO\_IMR contains masking bits for each interrupt line.

Address: Base address + 14h offset

| Bit | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| R   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
| W   |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

**GPIOx\_IMR field descriptions**

| Field | Description  |
|-------|--|
| IMR   | <p>Interrupt Mask bits. This register is used to enable or disable the interrupt function on each of the 32 GPIO signals.</p> <p>Settings:</p> <p>Bit IMR[n] (n=0...31) controls interrupt n as follows:</p> <ul style="list-style-type: none"> <li>0 <b>UNMASKED</b> — Interrupt n is disabled.</li> <li>1 <b>MASKED</b> — Interrupt n is enabled.</li> </ul> |

**28.5.7 GPIO interrupt status register (GPIOx\_ISR)**

The GPIO\_ISR functions as an interrupt status indicator. Each bit indicates whether an interrupt condition has been met for the corresponding input signal. When an interrupt condition is met (as determined by the corresponding interrupt condition register field), the corresponding bit in this register is set. Two wait states are required in read access for synchronization. One wait state is required for reset.

Address: Base address + 18h offset

| Bit   | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| R     |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
| W     |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
| Reset | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |   |   |

**GPIOx\_ISR field descriptions**

| Field | Description  |
|-------|--|
| ISR   | <p>Interrupt status bits - Bit n of this register is asserted (active high) when the active condition (as determined by the corresponding ICR bit) is detected on the GPIO input and is waiting for service. The value of this register is independent of the value in GPIO_IMR.</p> <p>When the active condition has been detected, the corresponding bit remains set until cleared by software. Status flags are cleared by writing a 1 to the corresponding bit position.</p> |

### 28.5.8 GPIO edge select register (GPIOx\_EDGE\_SEL)

`GPIO_EDGE_SEL` may be used to override the ICR registers' configuration. If the `GPIO_EDGE_SEL` bit is set, then a rising edge or falling edge in the corresponding signal generates an interrupt. This register provides backward compatibility. On reset all bits are cleared (`ICR` is not overridden).

Address: Base address + 1Ch offset

## **GPIOx\_EDGE\_SEL field descriptions**

| Field         | Description  |
|---------------|--|
| GPIO_EDGE_SEL | Edge select. When GPIO_EDGE_SEL[n] is set, the GPIO disregards the ICR[n] setting, and detects any edge on the corresponding input signal. |