

NOTE

Several options of control usage can be available. some display devices use only DE, some others use all 3 controls, some use only HS, VS. "CTL" is an optional general purpose control which is usually unused by display.

39.6 LDB Memory Map/Register Definition

LDB memory map

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/ page
20E_0008	LDB Control Register (LDB_CTRL)	32	R/W	0000_0000h	39.6.1/3565

39.6.1 LDB Control Register (LDB_CTRL)

The register is implemented in the IOMUX Controller block (IOMUXC), as the register IOMUXC_GPR2.

Address: 20E_0008h base + 0h offset = 20E_0008h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	0										counter_reset_val[1:0]		0	lvds_clk_shift[2:0]		
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0				di1_vs_polarity	di0_vs_polarity	bit_mapping_ch1	data_width_ch1	bit_mapping_ch0	data_width_ch0	split_mode_en	ch1_mode[1:0]		ch0_mode[1:0]	
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

LDB_CTRL field descriptions

Field	Description
31–22 Reserved	This read-only field is reserved and always has the value 0.
21–20 counter_reset_val[1:0]	Reset value for the LDB counter which determines when the shift registers are loaded with data. NOTE: Used for debug purposes only. In normal functional operation must be '00' 00 Reset value is 5 01 Reset value is 3 10 Reset value is 4 11 Reset value is 6
19 Reserved	This read-only field is reserved and always has the value 0.
18–16 lvds_clk_shift[2:0]	Shifts the LVDS output clock in relation to the data. NOTE: Used for debug purposes only. In normal functional operation must be '000' 000 Output clock is '1100011' (normal operation) 001 Output clock is '1110001' 010 Output clock is '1111000' 011 Output clock is '1000111' 100 Output clock is '0001111' 101 Output clock is '0011111' 110 Output clock is '0111100' 111 Output clock is '1100011'
15 Reserved	This read-only field is reserved and always has the value 0.
14–11 Reserved	This read-only field is reserved and always has the value 0.
10 di1_vs_polarity	Vsync polarity for IPU's DI1 interface. 0 ipu_di1_vsync is active high. 1 ipu_di1_vsync is active low.
9 di0_vs_polarity	Vsync polarity for IPU's DI0 interface. 0 ipu_di0_vsync is active high. 1 ipu_di0_vsync is active low.
8 bit_mapping_ch1	Data mapping for LVDS channel 1. 0 Use SPWG standard. 1 Use JEIDA standard.
7 data_width_ch1	Data width for LVDS channel 1. NOTE: This bit must be set when using JEIDA standard (bit_mapping_ch1 is set) 0 Data width is 18 bits wide (lvds1_tx3 is not used) 1 Data width is 24 bits wide.
6 bit_mapping_ch0	Data mapping for LVDS channel 0. 0 Use SPWG standard. 1 Use JEIDA standard.

Table continues on the next page...

LDB_CTRL field descriptions (continued)

Field	Description
5 data_width_ch0	<p>Data width for LVDS channel 0.</p> <p>NOTE: This bit must be set when using JEIDA standard (bit_mapping_ch0 is set)</p> <p>0 Data width is 18 bits wide (lvds0_tx3 is not used)</p> <p>1 Data width is 24 bits wide.</p>
4 split_mode_en	<p>Enable split mode.</p> <p>NOTE: In this mode both channels should be enabled and working with the same DI (ch0_mode and ch1_mode should both be either '01' or '11')</p> <p>0 Split mode is disabled.</p> <p>1 Split mode is enabled.</p>
3–2 ch1_mode[1:0]	<p>LVDS channel 1 operation mode</p> <p>00 Channel disabled.</p> <p>01 Channel enabled, routed to DI0</p> <p>10 Channel disabled.</p> <p>11 Channel enabled, routed to DI1.</p>
ch0_mode[1:0]	<p>LVDS channel 0 operation mode</p> <p>00 Channel disabled.</p> <p>01 Channel enabled, routed to DI0</p> <p>10 Channel disabled.</p> <p>11 Channel enabled, routed to DI1.</p>

