

To program the BCH for NAND writes, remove the soft reset and clock gates from BCH\_CTRL[SFTRST] and BCH\_CTRL[CLKGATE]. The bulk of BCH programming is actually applied to the GPMI via PIO operations embedded in its DMA command structures. This has a subtle implication when writing to the GPMI ECC registers: access to these registers must be written in progressive register order. Thus, to write to the GPMI\_ECCCOUNT register, write first (in order) to registers GPMI\_CTRL0, GPMI\_COMPARE, and GPMI\_ECCCTRL before writing to GPMI\_ECCCOUNT. These additional register writes need to be accounted for in the CMDWORDS field of the respective DMA channel command register.

Note that the GPMI\_PAYLOAD and GPMI\_AUXILIARY pointers need to be word-aligned for proper ECC operation. If those pointers are non-word-aligned, then the BCH engine will not operate properly and could possibly corrupt system memory in the adjoining memory regions.

## 29.5 Behavior During Reset

A soft reset (SFTRST) can take multiple clock periods to complete, so do NOT set CLKGATE when setting SFTRST. The reset process gates the clocks automatically.

## 29.6 GPMI Memory Map/Register Definition

The following registers provide control for programmable elements of the GPMI module.

### NOTE

All ATA or UDMA features are not supported for the chip.

**GPMI memory map**

| Absolute address (hex) | Register name   | Width (in bits) | Access | Reset value | Section/page                |
|------------------------|---|-----------------|--------|-------------|-----------------------------|
| 11_2000                | GPMI Control Register 0 Description (GPMI_CTRL0)                | 32              | R/W    | C000_0000h  | <a href="#">29.6.1/1468</a> |
| 11_2004                | GPMI Control Register 0 Description (GPMI_CTRL0_SET)            | 32              | R/W    | C000_0000h  | <a href="#">29.6.1/1468</a> |
| 11_2008                | GPMI Control Register 0 Description (GPMI_CTRL0_CLR)            | 32              | R/W    | C000_0000h  | <a href="#">29.6.1/1468</a> |
| 11_200C                | GPMI Control Register 0 Description (GPMI_CTRL0_TOG)            | 32              | R/W    | C000_0000h  | <a href="#">29.6.1/1468</a> |
| 11_2010                | GPMI Compare Register Description (GPMI_COMPARE)                | 32              | R/W    | 0000_0000h  | <a href="#">29.6.2/1470</a> |
| 11_2020                | GPMI Integrated ECC Control Register Description (GPMI_ECCCTRL) | 32              | R/W    | 0000_0000h  | <a href="#">29.6.3/1471</a> |

*Table continues on the next page...*

## GPMI memory map (continued)

| Absolute address (hex) | Register name   | Width (in bits) | Access | Reset value | Section/page                 |
|------------------------|---|-----------------|--------|-------------|------------------------------|
| 11_2024                | GPMI Integrated ECC Control Register Description (GPMI_ECCCTRL_SET)               | 32              | R/W    | 0000_0000h  | <a href="#">29.6.3/1471</a>  |
| 11_2028                | GPMI Integrated ECC Control Register Description (GPMI_ECCCTRL_CLR)               | 32              | R/W    | 0000_0000h  | <a href="#">29.6.3/1471</a>  |
| 11_202C                | GPMI Integrated ECC Control Register Description (GPMI_ECCCTRL_TOG)               | 32              | R/W    | 0000_0000h  | <a href="#">29.6.3/1471</a>  |
| 11_2030                | GPMI Integrated ECC Transfer Count Register Description (GPMI_ECCCOUNT)           | 32              | R/W    | 0000_0000h  | <a href="#">29.6.4/1472</a>  |
| 11_2040                | GPMI Payload Address Register Description (GPMI_PAYLOAD)                          | 32              | R/W    | 0000_0000h  | <a href="#">29.6.5/1472</a>  |
| 11_2050                | GPMI Auxiliary Address Register Description (GPMI_AUXILIARY)                      | 32              | R/W    | 0000_0000h  | <a href="#">29.6.6/1473</a>  |
| 11_2060                | GPMI Control Register 1 Description (GPMI_CTRL1)                                  | 32              | R/W    | 0004_0004h  | <a href="#">29.6.7/1474</a>  |
| 11_2064                | GPMI Control Register 1 Description (GPMI_CTRL1_SET)                              | 32              | R/W    | 0004_0004h  | <a href="#">29.6.7/1474</a>  |
| 11_2068                | GPMI Control Register 1 Description (GPMI_CTRL1_CLR)                              | 32              | R/W    | 0004_0004h  | <a href="#">29.6.7/1474</a>  |
| 11_206C                | GPMI Control Register 1 Description (GPMI_CTRL1_TOG)                              | 32              | R/W    | 0004_0004h  | <a href="#">29.6.7/1474</a>  |
| 11_2070                | GPMI Timing Register 0 Description (GPMI_TIMING0)                                 | 32              | R/W    | 0001_0203h  | <a href="#">29.6.8/1477</a>  |
| 11_2080                | GPMI Timing Register 1 Description (GPMI_TIMING1)                                 | 32              | R/W    | 0000_0000h  | <a href="#">29.6.9/1477</a>  |
| 11_2090                | GPMI Timing Register 2 Description (GPMI_TIMING2)                                 | 32              | R/W    | 0302_3336h  | <a href="#">29.6.10/1478</a> |
| 11_20A0                | GPMI DMA Data Transfer Register Description (GPMI_DATA)                           | 32              | R/W    | 0000_0000h  | <a href="#">29.6.11/1479</a> |
| 11_20B0                | GPMI Status Register Description (GPMI_STAT)                                      | 32              | R      | 0000_0005h  | <a href="#">29.6.12/1479</a> |
| 11_20C0                | GPMI Debug Information Register Description (GPMI_DEBUG)                          | 32              | R      | 0000_0000h  | <a href="#">29.6.13/1482</a> |
| 11_20D0                | GPMI Version Register Description (GPMI_VERSION)                                  | 32              | R      | 0501_0000h  | <a href="#">29.6.14/1483</a> |
| 11_20E0                | GPMI Debug2 Information Register Description (GPMI_DEBUG2)                        | 32              | R/W    | 0000_F100h  | <a href="#">29.6.15/1483</a> |
| 11_20F0                | GPMI Debug3 Information Register Description (GPMI_DEBUG3)                        | 32              | R      | 0000_0000h  | <a href="#">29.6.16/1486</a> |
| 11_2100                | GPMI Double Rate Read DLL Control Register Description (GPMI_READ_DDR_DLL_CTRL)   | 32              | R/W    | 0000_0038h  | <a href="#">29.6.17/1487</a> |
| 11_2110                | GPMI Double Rate Write DLL Control Register Description (GPMI_WRITE_DDR_DLL_CTRL) | 32              | R/W    | 0000_0038h  | <a href="#">29.6.18/1488</a> |
| 11_2120                | GPMI Double Rate Read DLL Status Register Description (GPMI_READ_DDR_DLL_STS)     | 32              | R      | 0000_0000h  | <a href="#">29.6.19/1490</a> |
| 11_2130                | GPMI Double Rate Write DLL Status Register Description (GPMI_WRITE_DDR_DLL_STS)   | 32              | R      | 0000_0000h  | <a href="#">29.6.20/1491</a> |

## 29.6.1 GPMI Control Register 0 Description (GPMI\_CTRL0n)

The GPMI control register 0 specifies the GPMI transaction to perform for the current command chain item.

Address: 11\_2000h base + 0h offset + (4d × i), where i=0d to 3d

|       |            |         |     |            |         |      |              |             |    |         |                   |    |    |    |    |    |
|-------|------------|---------|-----|------------|---------|------|--------------|-------------|----|---------|-------------------|----|----|----|----|----|
| Bit   | 31         | 30      | 29  | 28         | 27      | 26   | 25           | 24          | 23 | 22      | 21                | 20 | 19 | 18 | 17 | 16 |
| R     | SFTRST     | CLKGATE | RUN | DEV_IRQ_EN | LOCK_CS | UDMA | COMMAND_MODE | WORD_LENGTH | CS | ADDRESS | ADDRESS_INCREMENT |    |    |    |    |    |
| W     |            |         |     |            |         |      |              |             |    |         |                   |    |    |    |    |    |
| Reset | 1          | 1       | 0   | 0          | 0       | 0    | 0            | 0           | 0  | 0       | 0                 | 0  | 0  | 0  | 0  | 0  |
| Bit   | 15         | 14      | 13  | 12         | 11      | 10   | 9            | 8           | 7  | 6       | 5                 | 4  | 3  | 2  | 1  | 0  |
| R     | XFER_COUNT |         |     |            |         |      |              |             |    |         |                   |    |    |    |    |    |
| W     |            |         |     |            |         |      |              |             |    |         |                   |    |    |    |    |    |
| Reset | 0          | 0       | 0   | 0          | 0       | 0    | 0            | 0           | 0  | 0       | 0                 | 0  | 0  | 0  | 0  | 0  |

### GPMI\_CTRL0n field descriptions

| Field         | Description   |
|---------------|---|
| 31<br>SFTRST  | Set to zero for normal operation. When this bit is set to one (default), then the entire block is held in its reset state. This will not work if the CLKGATE bit is already set to '1'. CLKGATE must be cleared to '0' before issuing a soft reset. Also the GPMICLK must be running for this to work properly.<br>RUN = 0x0 Allow GPMI to operate normally.<br>RESET = 0x1 Hold GPMI in reset. |
| 30<br>CLKGATE | Set this bit zero for normal operation. Setting this bit to one (default), gates all of the block level clocks off for minimizing AC energy consumption.<br>RUN = 0x0 Allow GPMI to operate normally.<br>NO_CLKS = 0x1 Do not clock GPMI gates in order to minimize power consumption.  |
| 29<br>RUN     | The GPMI is busy running a command whenever this bit is set to '1'. The GPMI is idle whenever this bit set to zero. This can be set to one by a CPU write. In addition, the DMA sets this bit each time a DMA command has finished its PIO transfer phase.<br>IDLE = 0x0 The GPMI is idle.<br>BUSY = 0x1 The GPMI is busy running a command.  |

Table continues on the next page...

**GPMI\_CTRL0n field descriptions (continued)**


| Field                    | Description   |
|--------------------------|---|
| 28<br>DEV_IRQ_EN         | When set to '1' and ATA_IRQ pin is asserted, the GPMI_IRQ output will assert.   |
| 27<br>LOCK_CS            | For ATA/NAND mode: 0= Deassert chip select (CS) after RUN is complete. 1= Continue to assert chip select (CS) after RUN is complete.<br><br>For Camera Mode: 0= Dont wait for VSYNC rising edge before capturing data. 1= Wait for VSYNC rising edge before capturing data (Camera mode only).<br><br>DISABLED = 0x0 Deassert chip select (CS) after RUN is complete.<br>ENABLED = 0x1 Continue to assert chip select (CS) after RUN is complete. |
| 26<br>UDMA               | DISABLED = 0x0 Use ATA-PIO mode on the external bus.<br>ENABLED = 0x1 Use ATA-Ultra DMA mode on the external bus.<br><br>0    Use ATA-PIO mode on the external bus.<br>1    Use ATA-Ultra DMA mode on the external bus.   |
| 25–24<br>COMMAND_ MODE   | WRITE = 0x0 Write mode.<br>READ = 0x1 Read mode.<br>READ_AND_COMPARE = 0x2 Read and Compare mode (setting sense flop).<br>WAIT_FOR_READY = 0x3 Wait for Ready mode. For ATA WAIT_FOR_READY command set CS=01.<br><br>00    Write mode.<br>01    Read Mode.<br>10    Read and Compare Mode (setting sense flop).<br>11    Wait for Ready.  |
| 23<br>WORD_LENGTH        | This bit should only be changed when RUN==0.<br>Reserve = 0x0 Reserved.<br>8_BIT = 0x1 8-bit Data Bus mode.<br><br>0    Reserved.<br>1    8-bit Data Bus mode.  |
| 22–20<br>CS              | Selects which chip select is active for this command. For ATA WAIT_FOR_READY command, this must be set to b01.  |
| 19–17<br>ADDRESS         | Specifies the three address lines for ATA mode. In NAND mode, use A0 for CLE and A1 for ALE.<br>NAND_DATA = 0x0 In NAND mode, this address is used to read and write data bytes.<br>NAND_CLE = 0x1 In NAND mode, this address is used to write command bytes.<br>NAND_ALE = 0x2 In NAND mode, this address is used to write address bytes.  |
| 16<br>ADDRESS_ INCREMENT | In ATA mode, the address will increment with each cycle. In NAND mode, the address will increment once, after the first cycle (going from CLE to ALE).<br>DISABLED = 0x0 Address does not increment.<br>ENABLED = 0x1 Increment address.<br><br>0    Address does not increment.<br>1    Increment address.   |
| XFER_COUNT               | Number of bytes to transfer for this command. A value of zero will transfer 64K bytes.  |

### 29.6.2 GPMI Compare Register Description (GPMI\_COMPARE)

The GPMI compare register specifies the expect data and the xor mask for comparing to the status values read from the device. This register is used by the Read and Compare command.

GPMI\_COMPARE 0x010

Address: 11\_2000h base + 10h offset = 11\_2010h




GPMI\_COMPARE field descriptions

| Field      | Description   |
|------------|---|
| 31–16 MASK | 16-bit mask which is applied after the read data is XORed with the REFERENCE bit field. |
| REFERENCE  | 16-bit value which is XORed with data read from the NAND device.                        |

### 29.6.3 GPMI Integrated ECC Control Register Description (GPMI\_ECCCTRLn)

The GPMI ECC control register handles configuration of the integrated ECC accelerator.

Address: 11\_2000h base + 20h offset + (4d × i), where i=0d to 3d



**GPMI\_ECCCTRLn field descriptions**

| Field            | Description  |
|------------------|--|
| 31–16<br>HANDLE  | This is a register available to software to attach an identifier to a transaction in progress. This handle will be available from the ECC register space when the completion interrupt occurs. |
| 15<br>RSVD2      | Always write zeroes to this bit field.   |
| 14–13<br>ECC_CMD | ECC Command information.<br>DECODE = 0x0 Decode.<br>ENCODE = 0x1 Encode.<br>RESERVE2 = 0x2 Reserved.<br>RESERVE3 = 0x3 Reserved.   |

Table continues on the next page...

### GPMI\_ECCCTRLn field descriptions (continued)

| Field            | Description  |
|------------------|--|
| 12<br>ENABLE_ECC | Enable ECC processing of GPMI transfers.<br>ENABLE = 0x1 Use integrated ECC for read and write transfers.<br>DISABLE = 0x0 Integrated ECC remains in idle.   |
| 11–9<br>RSVD1    | Always write zeroes to this bit field.   |
| BUFFER_MASK      | ECC buffer information. The BCH error correction only allows two configurations of the buffer mask - software may either read just the first block on the flash page or the entire flash page. Write operations must be for the entire flash page. Invalid buffer mask values will cause the DMA descriptor command to be terminated.<br>BCH_AUXONLY = 0x100 Set to request transfer from only the auxiliary buffer (block 0 on flash).<br>BCH_PAGE = 0x1FF Set to request transfer to/from the entire page. |

## 29.6.4 GPMI Integrated ECC Transfer Count Register Description (GPMI\_ECCCOUNT)

The GPMI ECC Transfer Count Register contains the count of bytes that flow through the ECC subsystem.

GPMI\_ECCCOUNT 0x030

Address: 11\_2000h base + 30h offset = 11\_2030h

|       |       |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |       |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|-------|-------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|-------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| Bit   | 31    | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15    | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| R     | RSVD2 |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    | COUNT |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
| W     |       |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |       |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
| Reset | 0     | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0     | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |   |

### GPMI\_ECCCOUNT field descriptions

| Field          | Description  |
|----------------|--|
| 31–16<br>RSVD2 | Always write zeroes to this bit field.   |
| COUNT          | Number of bytes to pass through ECC. This is the GPMI transfer count plus the syndrome count that will be inserted into the stream by the ECC. In DMA2ECC_MODE this count must match the GPMI_CTRL0_XFER_COUNT. A value of zero will transfer 64K words. |

## 29.6.5 GPMI Payload Address Register Description (GPMI\_PAYLOAD)

The GPMI payload address register specifies the location of the data buffers in system memory. This value must be word aligned.

GPMI\_PAYLOAD 0x040

Address: 11\_2000h base + 40h offset = 11\_2040h

|       |         |    |    |    |    |    |    |    |    |    |    |    |    |    |       |    |
|-------|---------|----|----|----|----|----|----|----|----|----|----|----|----|----|-------|----|
| Bit   | 31      | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17    | 16 |
| R     | ADDRESS |    |    |    |    |    |    |    |    |    |    |    |    |    |       |    |
| W     |         |    |    |    |    |    |    |    |    |    |    |    |    |    |       |    |
| Reset | 0       | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0     | 0  |
| Bit   | 15      | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6  | 5  | 4  | 3  | 2  | 1     | 0  |
| R     | ADDRESS |    |    |    |    |    |    |    |    |    |    |    |    |    | RSVD0 |    |
| W     |         |    |    |    |    |    |    |    |    |    |    |    |    |    |       |    |
| Reset | 0       | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0     | 0  |

### GPMI\_PAYLOAD field descriptions

| Field        | Description  |
|--------------|--|
| 31–2 ADDRESS | Pointer to an array of one or more 512 byte payload buffers. |
| RSVD0        | Always write zeroes to this bit field.                       |

## 29.6.6 GPMI Auxiliary Address Register Description (GPMI\_AUXILIARY)

The GPMI auxiliary address register specifies the location of the auxiliary buffers in system memory. This value must be word aligned.

GPMI\_AUXILIARY 0x050

Address: 11\_2000h base + 50h offset = 11\_2050h

|       |         |    |    |    |    |    |    |    |    |    |    |    |    |    |       |    |
|-------|---------|----|----|----|----|----|----|----|----|----|----|----|----|----|-------|----|
| Bit   | 31      | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17    | 16 |
| R     | ADDRESS |    |    |    |    |    |    |    |    |    |    |    |    |    |       |    |
| W     |         |    |    |    |    |    |    |    |    |    |    |    |    |    |       |    |
| Reset | 0       | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0     | 0  |
| Bit   | 15      | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6  | 5  | 4  | 3  | 2  | 1     | 0  |
| R     | ADDRESS |    |    |    |    |    |    |    |    |    |    |    |    |    | RSVD0 |    |
| W     |         |    |    |    |    |    |    |    |    |    |    |    |    |    |       |    |
| Reset | 0       | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0     | 0  |

### GPMI\_AUXILIARY field descriptions

| Field        | Description   |
|--------------|---|
| 31–2 ADDRESS | Pointer to ECC control structure and meta-data storage. |
| RSVD0        | Always write zeroes to this bit field.                  |



## 29.6.7 GPMI Control Register 1 Description (GPMI\_CTRL1n)

The GPMI control register 1 specifies additional control fields that are not used on a per-transaction basis.

Address: 11\_2000h base + 60h offset + (4d × i), where i=0d to 3d

| Bit   | 31           | 30             | 29             | 28          | 27               | 26        | 25          | 24          | 23                 | 22                           | 21    | 20             | 19             | 18                  | 17          | 16          |
|-------|--------------|----------------|----------------|-------------|------------------|-----------|-------------|-------------|--------------------|------------------------------|-------|----------------|----------------|---------------------|-------------|-------------|
| R     | DEV_CLK_STOP | SSYNC_CLK_STOP | WRITE_CLK_STOP | TOGGLE_MODE | GPMI_CLK_DIV2_EN | UPDATE_CS | SSYNCMODE   | DECOUPLE_CS | WRN_DLY_SEL        |                              | RSVD1 | TIMEOUT_IRQ_EN | GANGED_RDYBUSY | BCH_MODE            | DLL_ENABLE  | HALF_PERIOD |
| W     |              |                |                |             |                  |           |             |             |                    |                              |       |                |                |                     |             |             |
| Reset | 0            | 0              | 0              | 0           | 0                | 0         | 0           | 0           | 0                  | 0                            | 0     | 0              | 0              | 1                   | 0           | 0           |
| Bit   | 15           | 14             | 13             | 12          | 11               | 10        | 9           | 8           | 7                  | 6                            | 5     | 4              | 3              | 2                   | 1           | 0           |
| R     | RDN_DELAY    |                |                |             | DMA2ECC_MODE     | DEV_IRQ   | TIMEOUT_IRQ | BURST_EN    | ABORT_WAIT_REQUEST | ABORT_WAIT_FOR_READY_CHANNEL |       |                | DEV_RESET      | ATA_IRQRDY_POLARITY | CAMERA_MODE | GPMI_MODE   |
| W     |              |                |                |             |                  |           |             |             |                    |                              |       |                |                |                     |             |             |
| Reset | 0            | 0              | 0              | 0           | 0                | 0         | 0           | 0           | 0                  | 0                            | 0     | 0              | 0              | 1                   | 0           | 0           |

**GPMI\_CTRL1n field descriptions**

| Field                  | Description  |
|------------------------|--|
| 31<br>DEV_CLK_STOP     | set this bit to 1 will stop gpmi io working clk.   |
| 30<br>SSYNC_CLK_STOP   | set this bit to 1 will stop the source synchronous mode clk.   |
| 29<br>WRITE_CLK_STOP   | In onfi source synchronous mode, host may save power during the data write cycles by holding the CLK signal high (i.e. stopping the CLK). The host may only stop the CLK during data write, by setting this bit to 1, if the device supports this feature as indicated in the parameter page.  |
| 28<br>TOGGLE_MODE      | enable samsung toggle mode.  |
| 27<br>GPMI_CLK_DIV2_EN | <p>This bit should be reset to 0 in asynchronous mode. The frequency ratio of (device clock : ccm gpmi clock) will be (1 : 1).</p> <p>This bit should be set to 1, in source synchronous mode or toggle mode. The frequency ratio of (device clock : ccm gpmi clock) will be (1 : 2).</p> <p>enable the gpmi clk divider.</p> <p>0x0 internal factor-2 clock divider is disabled<br/>0x1 internal factor-2 clock divider is enabled.</p> |
| 26<br>UPDATE_CS        | force the CS value is be updated to external chip select pin, even GPMI is idle.   |
| 25<br>SSYNCMODE        | <p>source synchronouse mode 1 or asynchronous mode 0.</p> <p>ASYNC = 0x0 Asynchronous mode.</p> <p>SSYNC = 0x1 Source Synchronous mode.</p>  |
| 24<br>DECOUPLE_CS      | Decouple Chip Select from DMA Channel. Setting this bit to 1 will allow a DMA channel to specify any value in the CTRL0_CS register field. Software can use one DMA channel to access all 8 Nand devices.  |
| 23–22<br>WRN_DLY_SEL   | <p>Since the GPMI write strobe (WRN) is a fast clock pin, the delay on this signal can be programmed to match the load on this pin.</p> <p>0 = 4ns to 8ns; 1 = 6ns to 10ns; 2 = 7ns to 12ns; 3 = no delay.</p>   |
| 21<br>RSVD1            | Always write zeroes to this bit field.   |
| 20<br>TIMEOUT_IRQ_EN   | Setting this bit to '1' will enable timeout IRQ for transfers in ATA mode only, and for WAIT_FOR_READY commands in both ATA and Nand mode. The Device_Busy_Timeout value is used for this timeout.   |
| 19<br>GANGED_RDYBUSY   | Set this bit to 1 will force all Nand RDY_BUSY inputs to be sourced from (tied to) RDY_BUSY0. This will free up all, except one, RDY_BUSY input pins.  |
| 18<br>BCH_MODE         | This bit selects which error correction unit will access GPMI. This bit must always be set to '1', since only the BCH unit is available in this design.  |
| 17<br>DLL_ENABLE       | <p>Set this bit to 1 to enable the GPMI DLL. This is required for fast NAND reads (above 30 MHz read strobe).</p> <p>After setting this bit, wait 64 GPMI clock cycles for the DLL to lock before performing a NAND read.</p>  |
| 16<br>HALF_PERIOD      | Set this bit to 1 if the GPMI clock period is greater than 16ns for proper DLL operation. DLL_ENABLE must be zero while changing this field.   |
| 15–12<br>RDN_DELAY     | This variable is a factor in the calculated delay to apply to the internal read strobe for correct read data sampling.   |

*Table continues on the next page...*

### GPMI\_CTRL1n field descriptions (continued)

| Field                                       | Description  |
|---|--|
|   | <p>The applied delay (AD) is between 0 and 1.875 times the reference period (RP). RP is one half of the GPMI clock period if HALF_PERIOD=1</p> <p>otherwise it is the full GPMI clock period. The equation is: <math>AD = RDN\_DELAY \times 0.125 \times RP</math>. This value must not exceed 16ns.</p> <p>This variable is used to achieve faster NAND access. For example if the Read Strobe is asserted from time 0 to 13ns but the read access time is 20ns,</p> <p>then choose AD=12ns will cause the data to be sampled at time 25ns (13+12) giving a 5ns data setup time. If RP=13ns then <math>RDN\_DELAY = 12 / (0.125 \times 13ns)</math></p> <p>= 7.38 (0111b). DLL_ENABLE must be zero while changing this field.</p> |
| 11<br>DMA2ECC_<br>MODE                      | This is mainly for testing HWECC without involving the Nand device. Setting this bit will cause DMA write data to redirected to HWECC module (instead of Nand Device) for encoding or decoding.  |
| 10<br>DEV_IRQ                               | This bit is set when an Interrupt is received from the ATA device. Write 0 to clear.   |
| 9<br>TIMEOUT_IRQ                            | This bit is set when a timeout occurs using the Device_Busy_Timeout value. Write 0 to clear.   |
| 8<br>BURST_EN                               | When set to 1 each DMA request will generate a 4-transfer burst on the APB bus.  |
| 7<br>ABORT_WAIT_<br>REQUEST                 | Request to abort "wait for ready" command on channel indicated by ABORT_WAIT_FOR_READY_CHANNEL. Hardware will clear this bit when abort is done.   |
| 6-4<br>ABORT_WAIT_<br>FOR_READY_<br>CHANNEL | Abort a wait for ready command on selected channel. Set the ABORT_WAIT_REQUEST to kick off operation.  |
| 3<br>DEV_RESET                              | <p>ENABLED = 0x0 NANDF_WP_B(WPN) pin is held low (asserted).</p> <p>DISABLED = 0x1 NANDF_WP_B(WPN) pin is held high (de-asserted).</p> <p>0 NANDF_WP_B pin is held low (asserted).</p> <p>1 NANDF_WP_B pin is held high (de-asserted).</p>   |
| 2<br>ATA_IRQRDY_<br>POLARITY                | <p>For ATA MODE:</p> <p>Note NAND_RDY_BUSY[3:2] are not affected by this bit.</p> <p>ACTIVELOW = 0x0 ATA IORDY and IRQ are active low, or NAND_RDY_BUSY[1:0] are active low ready.</p> <p>ACTIVEHIGH = 0x1 ATA IORDY and IRQ are active high, or NAND_RDY_BUSY[1:0] are active high ready.</p> <p>0 External ATA IORDY and IRQ are active low.</p> <p>1 External ATA IORDY and IRQ are active high.</p> <p>For NAND MODE:</p> <p>0 External RDY_BUSY[1] and RDY_BUSY[0] pins are ready when low and busy when high.</p> <p>1 External RDY_BUSY[1] and RDY_BUSY[0] pins are ready when high and busy when low.</p>  |
| 1<br>CAMERA_MODE                            | When set to 1 and ATA UDMA is enabled the UDMA interface becomes a camera interface.   |
| 0<br>GPMI_MODE                              | <p>ATA mode is only supported on channel zero.</p> <p>If ATA mode is selected, then only channel three is available for NAND use.</p>  |

*Table continues on the next page...*

**GPMI\_CTRL1n field descriptions (continued)**

| Field | Description                                  |
|-------|--|
|       | NAND = 0x0 NAND mode.<br>ATA = 0x1 ATA mode. |
| 0     | NAND mode.                                   |
| 1     | ATA mode.                                    |

**29.6.8 GPMI Timing Register 0 Description (GPMI\_TIMING0)**

The GPMI timing register 0 specifies the timing parameters that are used by the cycle state machine to guarantee the various setup, hold and cycle times for the external media type.

GPMI\_TIMING0 0x070

Address: 11\_2000h base + 70h offset = 11\_2070h

|       |    |    |    |    |    |    |    |    |               |    |    |    |    |    |    |    |           |    |    |    |    |    |   |   |            |   |   |   |   |   |   |   |
|-------|----|----|----|----|----|----|----|----|---------------|----|----|----|----|----|----|----|-----------|----|----|----|----|----|---|---|------------|---|---|---|---|---|---|---|
| Bit   | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23            | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15        | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7          | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| R     |    |    |    |    |    |    |    |    | ADDRESS_SETUP |    |    |    |    |    |    |    | DATA_HOLD |    |    |    |    |    |   |   | DATA_SETUP |   |   |   |   |   |   |   |
| W     | 0  |    |    |    |    |    |    |    |               |    |    |    |    |    |    |    |           |    |    |    |    |    |   |   |            |   |   |   |   |   |   |   |
| Reset | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0             | 0  | 0  | 0  | 0  | 0  | 0  | 1  | 0         | 0  | 0  | 0  | 0  | 0  | 1 | 0 | 0          | 0 | 0 | 0 | 0 | 0 | 1 | 1 |

**GPMI\_TIMING0 field descriptions**

| Field                      | Description   |
|----------------------------|---|
| 31–24<br>RSVD1             | Always write zeroes to this bit field.  |
| 23–16<br>ADDRESS_<br>SETUP | Number of GPMICK cycles that the CE/ADDR signals are active before a strobe is asserted. A value of zero is interpreted as 0. For ATA PIO modes this is known in the ATA7 specification as "Address valid to DIOR-/DIOW- setup"   |
| 15–8<br>DATA_HOLD          | Data bus hold time in GPMICK cycles. Also the time that the data strobe is de-asserted in a cycle. A value of zero is interpreted as 256. For ATA PIO modes this is known in the ATA7 specification as "DIOR-/DIOW- recovery time"  |
| DATA_SETUP                 | Data bus setup time in GPMICK cycles. Also the time that the data strobe is asserted in a cycle. This value must be greater than 2 for ATA devices that use IORDY to extend transfer cycles. A value of zero is interpreted as 256. For ATA PIO modes this is known in the ATA7 specification as ""DIOR-/DIOW-" |

**29.6.9 GPMI Timing Register 1 Description (GPMI\_TIMING1)**

The GPMI timing register 1 specifies the timeouts used when monitoring the NAND READY pin or the ATA IRQ and IOWAIT signals.

GPMI\_TIMING1 0x080

## GPMI Memory Map/Register Definition

Address: 11\_2000h base + 80h offset = 11\_2080h

| Bit   | 31                  | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15    | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-------|---------------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|-------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| R     | DEVICE_BUSY_TIMEOUT |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    | RSVD1 |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
| W     |                     |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |       |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
| Reset | 0                   | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0     | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

### GPMI\_TIMING1 field descriptions

| Field                        | Description  |
|------------------------------|--|
| 31–16<br>DEVICE_BUSY_TIMEOUT | Timeout waiting for NAND Ready/Busy or ATA IRQ. Used in WAIT_FOR_READY mode. This value is the number of GPMI_CLK cycles multiplied by 4096. |
| RSVD1                        | Always write zeroes to this bit field.   |

## 29.6.10 GPMI Timing Register 2 Description (GPMI\_TIMING2)

The GPMI timing register 2 specifies the double data rate timing parameters that are used by the cycle state machine to guarantee the various cs delay, pre-amble delay, post-amble delay, command/address delay, data delay, and read latency cycle times for the external media type.

GPMI\_TIMING2 0x090

Address: 11\_2000h base + 90h offset = 11\_2090h

| Bit   | 31    | 30 | 29 | 28 | 27           | 26 | 25 | 24 | 23    | 22 | 21 | 20 | 19       | 18 | 17 | 16 | 15             | 14 | 13 | 12 | 11              | 10 | 9 | 8 | 7            | 6 | 5 | 4 | 3          | 2 | 1 | 0 |
|-------|-------|----|----|----|--------------|----|----|----|-------|----|----|----|----------|----|----|----|----------------|----|----|----|-----------------|----|---|---|--------------|---|---|---|------------|---|---|---|
| R     | RSVD1 |    |    |    | READ_LATENCY |    |    |    | RSVD0 |    |    |    | CE_DELAY |    |    |    | PREAMBLE_DELAY |    |    |    | POSTAMBLE_DELAY |    |   |   | CMDADD_PAUSE |   |   |   | DATA_PAUSE |   |   |   |
| W     |       |    |    |    |              |    |    |    |       |    |    |    |          |    |    |    |                |    |    |    |                 |    |   |   |              |   |   |   |            |   |   |   |
| Reset | 0     | 0  | 0  | 0  | 0            | 0  | 1  | 1  | 0     | 0  | 0  | 0  | 0        | 0  | 1  | 0  | 0              | 0  | 1  | 1  | 0               | 0  | 1 | 1 | 0            | 0 | 1 | 1 | 0          | 1 | 1 | 0 |

### GPMI\_TIMING2 field descriptions

| Field                 | Description  |
|-----------------------|--|
| 31–27<br>RSVD1        | Always write zeroes to this bit field.   |
| 26–24<br>READ_LATENCY | This field is for double data rate read latency configuration.<br>others READ LATENCY is 3<br><br>000 READ LATENCY is 0<br>001 READ LATENCY is 1<br>010 READ LATENCY is 2<br>011 READ LATENCY is 3<br>100 READ LATENCY is 4<br>101 READ LATENCY is 5 |
| 23–21<br>RSVD0        | Always write zeroes to this bit field.   |

Table continues on the next page...

**GPMI\_TIMING2 field descriptions (continued)**

| Field                   | Description   |
|-------------------------|---|
| 20–16<br>CE_DELAY       | GPMI dealy from CEn assert to W/Rn changing edge. value of zero is interpreted as 32.   |
| 15–12<br>PREAMBLE_DELAY | GPMI pre-amble delay in GPMICK cycles. A value of zero is interpreted as 16.  |
| 11–8<br>POSTAMBLE_DELAY | GPMI post-amble delay in GPMICK cycles. A value of zero is interpreted as 16.   |
| 7–4<br>CMDADD_PAUSE     | GPMI delay time from command or addres pause to command or address resume in GPMICK cycles. A value of zero is interpreted as 16. |
| DATA_PAUSE              | GPMI delay time from data pause to data resume in GPMICK cycles. A value of zero is interpreted as 16.                            |

### 29.6.11 GPMI DMA Data Transfer Register Description (GPMI\_DATA)

The GPMI DMA data transfer register is used by the DMA to read or write data to or from the ATA/NAND control state machine.

GPMI\_DATA 0x0A0

Address: 11\_2000h base + A0h offset = 11\_20A0h

|       |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|-------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| Bit   | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| R     |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
| W     |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
| Reset | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

**GPMI\_DATA field descriptions**

| Field | Description   |
|-------|---|
| DATA  | In 8-bit mode, one, two, three or four bytes can be accessed to send the same number of bus cycles. |

### 29.6.12 GPMI Status Register Description (GPMI\_STAT)

The GPMI control and status register provides a read back path for various operational states of the GPMI controller.

GPMI\_STAT 0x0B0

## GPMI Memory Map/Register Definition

Address: 11\_2000h base + B0h offset = 11\_20B0h

|       |            |            |            |            |            |            |            |            |             |    |    |    |         |                     |            |           |         |
|-------|------------|------------|------------|------------|------------|------------|------------|------------|-------------|----|----|----|---------|---------------------|------------|-----------|---------|
| Bit   | 31         | 30         | 29         | 28         | 27         | 26         | 25         | 24         | 23          | 22 | 21 | 20 | 19      | 18                  | 17         | 16        |         |
| R     | READY_BUSY |            |            |            |            |            |            |            | RDY_TIMEOUT |    |    |    |         |                     |            |           |         |
| W     |            |            |            |            |            |            |            |            |             |    |    |    |         |                     |            |           |         |
| Reset | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0           | 0  | 0  | 0  | 0       | 0                   | 0          | 0         |         |
| Bit   | 15         | 14         | 13         | 12         | 11         | 10         | 9          | 8          | 7           | 6  | 5  | 4  | 3       | 2                   | 1          | 0         |         |
| R     | DEV7_ERROR | DEV6_ERROR | DEV5_ERROR | DEV4_ERROR | DEV3_ERROR | DEV2_ERROR | DEV1_ERROR | DEV0_ERROR | RSVD1       |    |    |    | ATA_IRQ | INVALID_BUFFER_MASK | FIFO_EMPTY | FIFO_FULL | PRESENT |
| W     |            |            |            |            |            |            |            |            |             |    |    |    |         |                     |            |           |         |
| Reset | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0           | 0  | 0  | 0  | 0       | 1                   | 0          | 1         |         |

**GPMI\_STAT field descriptions**

| Field                | Description  |
|----------------------|--|
| 31–24<br>READY_BUSY  | Read-only view of NAND Ready_Busy Input pins.  |
| 23–16<br>RDY_TIMEOUT | <p>State of the RDY/BUSY Timeout Flags. When any bit is set to '1' in this field, it indicates that a time out has occurred while waiting for the ready state of the requested NAND device. Multiple bits may be set simultaneously.</p> <p>When GPMI_CTRL1_DECOUPLE_CS = 0, RDY_TIMEOUT[n] is associated with the NAND device on chip_select[n].</p> <p>When GPMI_CTRL1_DECOUPLE_CS = 1, these flags become associated to a DMA channel instead of a NAND device.</p> <p>For example if DMA channel 6 sends a WAIT_FOR_READY command for NAND Device 2, and a timeout occurred on READY_BUSY2, then READY_TIMEOUT[6] will be set instead of READY_TIMEOUT[2].</p> |
| 15<br>DEV7_ERROR     | <p>DMA channel 7 (Timeout or compare failure, depending on COMMAND_MODE).</p> <p>0 No error condition present on ATA/NAND Device accessed by DMA channel 7.<br/>1 An Error has occurred on ATA/NAND Device accessed by</p>   |
| 14<br>DEV6_ERROR     | <p>DMA channel 6 (Timeout or compare failure, depending on COMMAND_MODE).</p> <p>0 No error condition present on ATA/NAND Device accessed by DMA channel 6.<br/>1 An Error has occurred on ATA/NAND Device accessed by</p>   |
| 13<br>DEV5_ERROR     | <p>DMA channel 5 (Timeout or compare failure, depending on COMMAND_MODE).</p> <p>0 No error condition present on ATA/NAND Device accessed by DMA channel 5.<br/>1 An Error has occurred on ATA/NAND Device accessed by</p>   |
| 12<br>DEV4_ERROR     | <p>DMA channel 4 (Timeout or compare failure, depending on COMMAND_MODE).</p> <p>0 No error condition present on ATA/NAND Device accessed by DMA channel 4.<br/>1 An Error has occurred on ATA/NAND Device accessed by</p>   |
| 11<br>DEV3_ERROR     | <p>DMA channel 3 (Timeout or compare failure, depending on COMMAND_MODE).</p> <p>0 No error condition present on ATA/NAND Device accessed by DMA channel 3.<br/>1 An Error has occurred on ATA/NAND Device accessed by</p>   |
| 10<br>DEV2_ERROR     | <p>DMA channel 2 (Timeout or compare failure, depending on COMMAND_MODE).</p> <p>0 No error condition present on ATA/NAND Device accessed by DMA channel 2.<br/>1 An Error has occurred on ATA/NAND Device accessed by</p>   |
| 9<br>DEV1_ERROR      | <p>DMA channel 1 (Timeout or compare failure, depending on COMMAND_MODE).</p> <p>0 No error condition present on ATA/NAND Device accessed by DMA channel 1.<br/>1 An Error has occurred on ATA/NAND Device accessed by</p>   |
| 8<br>DEV0_ERROR      | <p>DMA channel 0 (Timeout or compare failure, depending on COMMAND_MODE).</p> <p>0 No error condition present on ATA/NAND Device accessed by DMA channel 0.<br/>1 An Error has occurred on ATA/NAND Device accessed by</p>   |
| 7–5<br>RSVD1         | Always write zeroes to this bit field.   |

*Table continues on the next page...*



**GPMI\_STAT field descriptions (continued)**

| Field                    | Description   |
|--------------------------|---|
| 4<br>ATA_IRQ             | Status of the ATA_IRQ input pin.  |
| 3<br>INVALID_BUFFER_MASK | Buffer Mask Validity bit.<br>0 ECC Buffer Mask is not invalid.<br>1 ECC Buffer Mask is invalid.   |
| 2<br>FIFO_EMPTY          | NOT_EMPTY = 0x0 FIFO is not empty.<br>EMPTY = 0x1 FIFO is empty.<br>0 FIFO is not empty.<br>1 FIFO is empty.  |
| 1<br>FIFO_FULL           | NOT_FULL = 0x0 FIFO is not full.<br>FULL = 0x1 FIFO is full.<br>0 FIFO is not full.<br>1 FIFO is full.  |
| 0<br>PRESENT             | UNAVAILABLE = 0x0 GPMI is not present in this product.<br>AVAILABLE = 0x1 GPMI is present in this product.<br>0 GPMI is not present in this product.<br>1 GPMI is present is in this product. |

### 29.6.13 GPMI Debug Information Register Description (GPMI\_DEBUG)

The GPMI debug information register provides a read back path for diagnostics to determine the current operating state of the GPMI controller.

#### GPMI\_DEBUG 0x0C0

Address: 11\_2000h base + C0h offset = 11\_20C0h

|       |                    |    |    |    |    |    |    |    |           |    |    |    |    |    |    |    |        |    |    |    |    |    |   |   |         |   |   |   |   |   |   |   |
|-------|--------------------|----|----|----|----|----|----|----|-----------|----|----|----|----|----|----|----|--------|----|----|----|----|----|---|---|---------|---|---|---|---|---|---|---|
| Bit   | 31                 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23        | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15     | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7       | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| R     | WAIT_FOR_READY_END |    |    |    |    |    |    |    | DMA_SENSE |    |    |    |    |    |    |    | DMAREQ |    |    |    |    |    |   |   | CMD_END |   |   |   |   |   |   |   |
| W     |                    |    |    |    |    |    |    |    |           |    |    |    |    |    |    |    |        |    |    |    |    |    |   |   |         |   |   |   |   |   |   |   |
| Reset | 0                  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0         | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0      | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0       | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

**GPMI\_DEBUG field descriptions**

| Field                       | Description   |
|-----------------------------|---|
| 31–24<br>WAIT_FOR_READY_END | Read Only view of the Wait_For_Ready End toggle signals to DMA. One per channel |

*Table continues on the next page...*

**GPMI\_DEBUG field descriptions (continued)**

| Field              | Description   |
|--------------------|---|
| 23–16<br>DMA_SENSE | Read-only view of sense state of the 8 DMA channels. A value of "1" in any bit position indicates that a read and compare command failed or a timeout occurred for the corresponding channel. |
| 15–8<br>DMAREQ     | Read-only view of DMA request line for 8 DMA channels. A toggle on any bit position indicates a DMA request for the corresponding channel.  |
| CMD_END            | Read Only view of the Command End toggle signals to DMA. One per channel  |

**29.6.14 GPMI Version Register Description (GPMI\_VERSION)**

This register reflects the version number for the GPMI.

GPMI\_VERSION 0x0D0

Address: 11\_2000h base + D0h offset = 11\_20D0h

|       |       |    |    |    |    |    |    |    |       |    |    |    |    |    |    |    |      |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|-------|-------|----|----|----|----|----|----|----|-------|----|----|----|----|----|----|----|------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| Bit   | 31    | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23    | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15   | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| R     | MAJOR |    |    |    |    |    |    |    | MINOR |    |    |    |    |    |    |    | STEP |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
| W     |       |    |    |    |    |    |    |    |       |    |    |    |    |    |    |    |      |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
| Reset | 0     | 0  | 0  | 0  | 0  | 1  | 0  | 1  | 0     | 0  | 0  | 0  | 0  | 0  | 0  | 1  | 0    | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

**GPMI\_VERSION field descriptions**

| Field          | Description  |
|----------------|--|
| 31–24<br>MAJOR | Fixed read-only value reflecting the MAJOR field of the RTL version. |
| 23–16<br>MINOR | Fixed read-only value reflecting the MINOR field of the RTL version. |
| STEP           | Fixed read-only value reflecting the stepping of the RTL version.    |

**29.6.15 GPMI Debug2 Information Register Description (GPMI\_DEBUG2)**

The GPMI Debug2 information register provides a read back path for diagnostics to determine the current operating state of the GPMI controller.

GPMI\_DEBUG2 0x0E0

## GPMI Memory Map/Register Definition

Address: 11\_2000h base + E0h offset = 11\_20E0h

| Bit   | 31           | 30 | 29 | 28 | 27              | 26              | 25              | 24              | 23               | 22            | 21      | 20 | 19 | 18         | 17 | 16 |
|-------|--------------|----|----|----|-----------------|-----------------|-----------------|-----------------|------------------|---------------|---------|----|----|------------|----|----|
| R     | RSVD1        |    |    |    | UDMA_STATE      |                 |                 |                 | BUSY             | PIN_STATE     |         |    |    | MAIN_STATE |    |    |
| W     |              |    |    |    |                 |                 |                 |                 |                  |               |         |    |    |            |    |    |
| Reset | 0            | 0  | 0  | 0  | 0               | 0               | 0               | 0               | 0                | 0             | 0       | 0  | 0  | 0          | 0  | 0  |
| Bit   | 15           | 14 | 13 | 12 | 11              | 10              | 9               | 8               | 7                | 6             | 5       | 4  | 3  | 2          | 1  | 0  |
| R     | SYND2GPMI_BE |    |    |    | GPMI2SYND_VALID | GPMI2SYND_READY | SYND2GPMI_VALID | SYND2GPMI_READY | VIEW_DELAYED_RDN | UPDATE_WINDOW | RDN_TAP |    |    |            |    |    |
| W     |              |    |    |    |                 |                 |                 |                 |                  |               |         |    |    |            |    |    |
| Reset | 1            | 1  | 1  | 1  | 0               | 0               | 0               | 1               | 0                | 0             | 0       | 0  | 0  | 0          | 0  | 0  |

**GPMI\_DEBUG2 field descriptions**

| Field               | Description  |
|---------------------|--|
| 31–28<br>RSVD1      | Always write zeroes to this bit field.   |
| 27–24<br>UDMA_STATE | USM_IDLE = 4'h0, idle<br>USM_DMARQ = 4'h1, DMA req<br>USM_ACK = 4'h2, DMA ACK<br>USM_FIFO_E = 4'h3, Fifo empty<br>USM_WPAUSE = 4'h4, WR DMA Paused by device<br>USM_TSTRB = 4'h5, Toggle HSTROBE<br>USM_CAPTUR = 4'h6, Capture Stage, (data sampled with DSTROBE is valid)<br>USM_DATOUT = 4'h7, Change Burst DATAOUT<br>USM_CRC = 4'h8, Source CRC to Device<br>USM_WAIT_R = 4'h9, Waiting for DDMARDY-<br>USM_END = 4'ha; Negate DMAACK (end of DMA)<br>USM_WAIT_S = 4'hb, Waiting for DSTROBE<br>USM_RPAUSE = 4'hc, Rd DMA Paused by Host<br>USM_RSTOP = 4'hd, Rd DMA Stopped by Host<br>USM_WTERM = 4'he, Wr DMA Termination State<br>USM_RTERM = 4'hf, Rd DMA Termination state |
| 23<br>BUSY          | When asserted the GPMI is busy. Undefined results may occur if any registers are written when BUSY is asserted.<br>DISABLED = 0x0 The GPMI is not busy.<br>ENABLED = 0x1 The GPMI is busy.   |
| 22–20<br>PIN_STATE  | parameter PSM_IDLE = 3'h0, PSM_BYTCNT = 3'h1, PSM_ADDR = 3'h2, PSM_STALL = 3'h3,<br>PSM_STROBE = 3'h4, PSM_ATARDY = 3'h5, PSM_DHOLD = 3'h6, PSM_DONE = 3'h7.<br>PSM_IDLE = 0x0<br>PSM_BYTCNT = 0x1<br>PSM_ADDR = 0x2<br>PSM_STALL = 0x3<br>PSM_STROBE = 0x4<br>PSM_ATARDY = 0x5<br>PSM_DHOLD = 0x6<br>PSM_DONE = 0x7   |
| 19–16<br>MAIN_STATE | parameter MSM_IDLE = 4'h0, MSM_BYTCNT = 4'h1, MSM_WAITFE = 4'h2, MSM_WAITFR = 4'h3,<br>MSM_DMAREQ = 4'h4, MSM_DMAACK = 4'h5, MSM_WAITFF = 4'h6, MSM_LDFIFO = 4'h7,<br>MSM_LDDMAR = 4'h8, MSM_RDCMP = 4'h9, MSM_DONE = 4'ha.<br>MSM_IDLE = 0x0<br>MSM_BYTCNT = 0x1<br>MSM_WAITFE = 0x2<br>MSM_WAITFR = 0x3  |

*Table continues on the next page...*

**GPMI\_DEBUG2 field descriptions (continued)**

| Field                 | Description  |
|-----------------------|--|
|                       | MSM_DMAREQ = 0x4<br>MSM_DMAACK = 0x5<br>MSM_WAITFF = 0x6<br>MSM_LDFIFO = 0x7<br>MSM_LDDMAR = 0x8<br>MSM_RDCMP = 0x9<br>MSM_DONE = 0xA                                |
| 15–12<br>SYND2GPMI_BE | Data byte enable Input from BCH.   |
| 11<br>GPMI2SYND_VALID | Data handshake output to BCH.  |
| 10<br>GPMI2SYND_READY | Data handshake output to BCH.  |
| 9<br>SYND2GPMI_VALID  | Data handshake Input from BCH.   |
| 8<br>SYND2GPMI_READY  | Data handshake Input from BCH.   |
| 7<br>VIEW_DELAYED_RDN | Set to a 1 to select the delayed feedback RE_B to drive the GPMI_ADDR[0] (Nand CLE) pin. For debug purposes, this will allow you see if DLL is functioning properly. |
| 6<br>UPDATE_WINDOW    | A 1 indicates that the DLL is busy generating the required delay.  |
| RDN_TAP               | This is the DLL tap calculated by the DLL controller. The selects the amount of delay form the DLL chain.  |

## 29.6.16 GPMI Debug3 Information Register Description (GPMI\_DEBUG3)

The GPMI Debug3 information register provides a read back path for diagnostics to determine the current operating state of the GPMI controller.

GPMI\_DEBUG3 0x0F0

Address: 11\_2000h base + F0h offset = 11\_20F0h

|       |               |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |               |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|-------|---------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---------------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| Bit   | 31            | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15            | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| R     | APB_WORD_CNTR |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    | DEV_WORD_CNTR |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
| W     |               |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |               |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
| Reset | 0             | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0             | 0  | 0  | 0  | 0  | 0  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |   |

**GPMI\_DEBUG3 field descriptions**


| Field                  | Description   |
|------------------------|---|
| 31–16<br>APB_WORD_CNTR | Reflects the number of bytes remains to be transferred on the APB bus.      |
| DEV_WORD_CNTR          | Reflects the number of bytes remains to be transferred on the ATA/Nand bus. |

### 29.6.17 GPMI Double Rate Read DLL Control Register Description (GPMI\_READ\_DDR\_DLL\_CTRL)

GPMI DDR Read Delay Loop Lock Control Register. This register provides programmability in DDR mode for data input timing and data formats.

GPMI\_READ\_DDR\_DLL\_CTRL 0x100

Address: 11\_2000h base + 100h offset = 11\_2100h



**GPMI\_READ\_DDR\_DLL\_CTRL field descriptions**


| Field                     | Description   |
|---------------------------|---|
| 31–28<br>REF_UPDATE_INT   | This field allows the user to add additional delay cycles to the DLL control loop (reference delay line control). By default, the DLL control loop shall update every two GPMICLK cycles. Programming this field results in a DLL control loop update interval of $(2 + \text{REF\_UPDATE\_INT}) * \text{GPMICLK}$ . It should be noted that increasing the reference delay-line update interval reduces the ability of the DLL to adjust to fast changes in conditions that may effect the delay (such as voltage and temperature) |
| 27–20<br>SLV_UPDATE_INT   | Setting a value greater than 0 in this field, shall over-ride the default slave delay-line update interval of 256 GPMICLK cycles. A value of 0 results in an update interval of 256 GPMICLK cycles (default setting). A value of 0x0f results in 15 cycles and so on. Note that software can always cause an update of the slave-delay line using the SLV_FORCE_UPDATE register. Note that the slave delay line will also update automatically when the reference DLL transitions to a locked state (from an un-locked state).      |
| 19–18<br>RSVD1            | Reserved  |
| 17–10<br>SLV_OVERRIDE_VAL | When SLV_OVERRIDE=1 This field is used to select 1 of 256 physical taps manually. A value of 0 selects tap 1, and a value of 0x7f selects tap 256.  |
| 9<br>SLV_OVERRIDE         | Set this bit to 1 to Enable manual override for slave delay chain using SLV_OVERRIDE_VAL; to set 0 to disable manual override. This feature does not require the DLL to be enabled using the ENABLE bit. In fact to reduce power, if SLV_OVERRIDE is used, it is recommended to disable the DLL with ENABLE=0   |
| 8<br>REFCLK_ON            | set this bit to 1 will turn on the reference clock  |
| 7<br>GATE_UPDATE          | Setting this bit to 1, forces the slave delay line not update   |
| 6–3<br>SLV_DLY_TARGET     | The delay target for the read clock is can be programmed in 1/16th increments of an GPMICLK half-period. So the input read-clock can be delayed relative input data from $(\text{GPMICLK}/2)/16$ to $\text{GPMICLK}/2$ .  |
| 2<br>SLV_FORCE_UPD        | Setting this bit to 1, forces the slave delay line to update to the DLL calibrated value immediately. The slave delay line shall update automatically based on the SLV_UPDATE_INT interval or when a DLL lock condition is sensed. Subsequent forcing of the slave-line update can only occur if SLV_FORCE_UP is set back to 0 and then asserted again (edge triggered).  |
| 1<br>RESET                | Setting this bit to 1 force a reset on DLL. This will cause the DLL to lose lock and re-calibrate to detect an GPMICLK half period phase shift. This signal is used by the DLL as edge-sensitive, so in order to create a subsequent reset, RESET must be taken low and then asserted again.  |
| 0<br>ENABLE               | Set this bit to 1 to enable the DLL and delay chain; otherwise; set to 0 to bypasses DLL. Note that using the slave delay line override feature with SLV_OVERRIDE and SLV_OVERRIDE VAL, the DLL does not need to be enabled.  |

## 29.6.18 GPMI Double Rate Write DLL Control Register Description (GPMI\_WRITE\_DDR\_DLL\_CTRL)

GPMI DDR Write Delay Loop Lock Control Register. This register provides programmability in DDR mode for data output timing and data formats.

GPMI\_WRITE\_DDR\_DLL\_CTRL 0x110

Address: 11\_2000h base + 110h offset = 11\_2110h

**GPMI\_WRITE\_DDR\_DLL\_CTRL field descriptions**

| Field                     | Description  |
|---------------------------|--|
| 31–28<br>REF_UPDATE_INT   | This field allows the user to add additional delay cycles to the DLL control loop (reference delay line control). By default, the DLL control loop shall update every two GPMICLK cycles. Programming this field results in a DLL control loop update interval of (2 + REF_UPDATE_INT) * GPMICLK. It should be noted that increasing the reference delay-line update interval reduces the ability of the DLL to adjust to fast changes in conditions that may effect the delay (such as voltage and temperature)               |
| 27–20<br>SLV_UPDATE_INT   | Setting a value greater than 0 in this field, shall over-ride the default slave delay-line update interval of 256 GPMICLK cycles. A value of 0 results in an update interval of 256 GPMICLK cycles (default setting). A value of 0x0f results in 15 cycles and so on. Note that software can always cause an update of the slave-delay line using the SLV_FORCE_UPDATE register. Note that the slave delay line will also update automatically when the reference DLL transitions to a locked state (from an un-locked state). |
| 19–18<br>RSVD1            | Reserved   |
| 17–10<br>SLV_OVERRIDE_VAL | When SLV_OVERRIDE=1 This field is used to select 1 of 256 physical taps manually. A value of 0 selects tap 1, and a value of 0x7f selects tap 256.   |
| 9<br>SLV_OVERRIDE         | Set this bit to 1 to Enable manual override for slave delay chain using SLV_OVERRIDE_VAL; to set 0 to disable manual override. This feature does not require the DLL to be enabled using the ENABLE bit. In fact to reduce power, if SLV_OVERRIDE is used, it is recommended to disable the DLL with ENABLE=0  |

*Table continues on the next page...*



**GPMI\_WRITE\_DDR\_DLL\_CTRL field descriptions (continued)**

| Field                 | Description  |
|-----------------------|--|
| 8<br>REFCLK_ON        | set this bit to 1 will turn on the reference clock   |
| 7<br>GATE_UPDATE      | Setting this bit to 1, forces the slave delay line not update  |
| 6–3<br>SLV_DLY_TARGET | The delay target for the read clock can be programmed in 1/16th increments of an GPMICLK half-period. So the input read-clock can be delayed relative input data from (GPMICLK/2)/16 to GPMICLK/2.   |
| 2<br>SLV_FORCE_UPD    | Setting this bit to 1, forces the slave delay line to update to the DLL calibrated value immediately. The slave delay line shall update automatically based on the SLV_UPDATE_INT interval or when a DLL lock condition is sensed. Subsequent forcing of the slave-line update can only occur if SLV_FORCE_UP is set back to 0 and then asserted again (edge triggered). |
| 1<br>RESET            | Setting this bit to 1 force a reset on DLL. This will cause the DLL to lose lock and re-calibrate to detect an GPMICLK half period phase shift. This signal is used by the DLL as edge-sensitive, so in order to create a subsequent reset, RESET must be taken low and then asserted again.   |
| 0<br>ENABLE           | Set this bit to 1 to enable the DLL and delay chain; otherwise, set to 0 to bypasses DLL. Note that using the slave delay line override feature with SLV_OVERRIDE and SLV_OVERRIDE_VAL, the DLL does not need to be enabled.   |


**29.6.19 GPMI Double Rate Read DLL Status Register Description (GPMI\_READ\_DDR\_DLL\_STS)**

GPMI Double Rate Read DLL Status Register, Read Only. GPMI DLL status fields are provided in this register.

GPMI\_READ\_DDR\_DLL\_STS 0x120

Address: 11\_2000h base + 120h offset = 11\_2120h

| Bit   | 31    | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23      | 22 | 21 | 20 | 19 | 18 | 17 | 16 |          |
|-------|-------|----|----|----|----|----|----|----|---------|----|----|----|----|----|----|----|----------|
| R     | RSVD1 |    |    |    |    |    |    |    | REF_SEL |    |    |    |    |    |    |    | REF_LOCK |
| W     |       |    |    |    |    |    |    |    |         |    |    |    |    |    |    |    |          |
| Reset | 0     | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0       | 0  | 0  | 0  | 0  | 0  | 0  | 0  |          |



GPMI\_READ\_DDR\_DLL\_STS field descriptions

| Field            | Description  |
|------------------|--|
| 31–25<br>RSVD1   | Reserved   |
| 24–17<br>REF_SEL | Reference delay line select status.  |
| 16<br>REF_LOCK   | Reference DLL lock status. This signifies that the DLL has detected and locked to a half-phase GPMICLK shift, allowing the slave delay-line to perform programmed clock delays.      |
| 15–9<br>RSVD0    | Reserved   |
| 8–1<br>SLV_SEL   | Slave delay line select status   |
| 0<br>SLV_LOCK    | Slave delay-line lock status. This signifies that a valid calibration has been set to the slave-delay line and that the slave-delay line is implementing the programmed delay value. |

29.6.20 GPMI Double Rate Write DLL Status Register Description (GPMI\_WRITE\_DDR\_DLL\_STS)

GPMI Double Rate Write DLL Status Register, Read Only. GPMI DLL status fields are provided in this register.

GPMI\_WRITE\_DDR\_DLL\_STS 0x130

## GPMI Memory Map/Register Definition

Address: 11\_2000h base + 130h offset = 11\_2130h

|       |       |    |    |    |    |    |    |    |         |    |    |    |    |    |    |    |          |
|-------|-------|----|----|----|----|----|----|----|---------|----|----|----|----|----|----|----|----------|
| Bit   | 31    | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23      | 22 | 21 | 20 | 19 | 18 | 17 | 16 |          |
| R     | RSVD1 |    |    |    |    |    |    |    | REF_SEL |    |    |    |    |    |    |    | REF_LOCK |
| W     |       |    |    |    |    |    |    |    |         |    |    |    |    |    |    |    |          |
| Reset | 0     | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0       | 0  | 0  | 0  | 0  | 0  | 0  | 0  |          |
| Bit   | 15    | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7       | 6  | 5  | 4  | 3  | 2  | 1  | 0  |          |
| R     | RSVD0 |    |    |    |    |    |    |    | SLV_SEL |    |    |    |    |    |    |    | SLV_LOCK |
| W     |       |    |    |    |    |    |    |    |         |    |    |    |    |    |    |    |          |
| Reset | 0     | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0       | 0  | 0  | 0  | 0  | 0  | 0  | 0  |          |

### GPMI\_WRITE\_DDR\_DLL\_STS field descriptions

| Field            | Description   |
|------------------|---|
| 31–25<br>RSVD1   | Reserved  |
| 24–17<br>REF_SEL | Reference delay line select status.   |
| 16<br>REF_LOCK   | Reference DLL lock status. This signifies that the DLL has detected and locked to a half-phase GPMICLK shift, allowing the slave delay-line to perform programmed clock delays. |
| 15–9<br>RSVD0    | Reserved  |
| 8–1<br>SLV_SEL   | Slave delay line select status  |

Table continues on the next page...

**GPMI\_WRITE\_DDR\_DLL\_STS field descriptions (continued)**

| Field         | Description  |
|---------------|--|
| 0<br>SLV_LOCK | Slave delay-line lock status. This signifies that a valid calibration has been set to the slave-delay line and that the slave-delay line is implementing the programmed delay value. |

