

## 22.8.13 DTACK Mode - AXI Burst Access




Figure 22-19. DAPS = 2 CSREC = 2

## 22.9 EIM Memory Map/Register Definition

The EIM includes 33 user-accessible 32-bit registers. The the EIM Configuration Register (EIM\_WCR) contains control bits that configure the EIM for certain operation modes.

The 160 bits used to control Individual Chip Select are divided into five registers:

- Chip Select n General Configuration Register 1 (EIM\_CSnGCR1)
- Chip Select n General Configuration Register 2 (EIM\_CSnGCR2)
- Chip Select n Read Configuration Register 1 (EIM\_CSnRCR1)
- Chip Select n Read Configuration Register 2 (EIM\_CSnRCR2)
- Chip Select n Write Configuration Register (EIM\_CSnWCR)

In addition there are 3 general registers: EIM\_WCR, EIM\_WIAR & EIM\_EAR.

### NOTE

- All EIM registers are sampled by IPG\_CLK\_S, therefore IPG\_CLK\_S must be active when accessing through IP bus.
- Read access from all registers (except EIM\_WIAR & EIM\_EAR) will generate one IPG\_XFR\_WAIT cycle.
- Read access from EIM\_WIAR & EIM\_EAR will generate six IPG\_XFR\_WAIT cycles.
- Write access to all registers (except EIM\_EAR) will generate three IPG\_XFR\_WAIT cycles.
- Write access to EIM\_EAR will generate six IPG\_XFR\_WAIT cycles.

### EIM memory map

| Absolute address (hex) | Register name  | Width (in bits) | Access | Reset value | Section/ page               |
|------------------------|--|-----------------|--------|-------------|-----------------------------|
| 21B_8000               | Chip Select n General Configuration Register 1 (EIM_CS0GCR1) | 32              | R/W    | 0061_0088h  | <a href="#">22.9.1/1059</a> |
| 21B_8004               | Chip Select n General Configuration Register 2 (EIM_CS0GCR2) | 32              | R/W    | 0000_1010h  | <a href="#">22.9.2/1063</a> |
| 21B_8008               | Chip Select n Read Configuration Register 1 (EIM_CS0RCR1)    | 32              | R/W    | 1C00_2000h  | <a href="#">22.9.3/1064</a> |
| 21B_800C               | Chip Select n Read Configuration Register 2 (EIM_CS0RCR2)    | 32              | R/W    | 0000_0000h  | <a href="#">22.9.4/1067</a> |
| 21B_8010               | Chip Select n Write Configuration Register 1 (EIM_CS0WCR1)   | 32              | R/W    | 1C00_0000h  | <a href="#">22.9.5/1068</a> |
| 21B_8014               | Chip Select n Write Configuration Register 2 (EIM_CS0WCR2)   | 32              | R/W    | 0000_0000h  | <a href="#">22.9.6/1071</a> |
| 21B_8018               | Chip Select n General Configuration Register 1 (EIM_CS1GCR1) | 32              | R/W    | 0061_0088h  | <a href="#">22.9.1/1059</a> |

Table continues on the next page...

**EIM memory map (continued)**

| Absolute address (hex) | Register name  | Width (in bits) | Access | Reset value | Section/page                |
|------------------------|--|-----------------|--------|-------------|-----------------------------|
| 21B_801C               | Chip Select n General Configuration Register 2 (EIM_CS1GCR2) | 32              | R/W    | 0000_1010h  | <a href="#">22.9.2/1063</a> |
| 21B_8020               | Chip Select n Read Configuration Register 1 (EIM_CS1RCR1)    | 32              | R/W    | 1C00_2000h  | <a href="#">22.9.3/1064</a> |
| 21B_8024               | Chip Select n Read Configuration Register 2 (EIM_CS1RCR2)    | 32              | R/W    | 0000_0000h  | <a href="#">22.9.4/1067</a> |
| 21B_8028               | Chip Select n Write Configuration Register 1 (EIM_CS1WCR1)   | 32              | R/W    | 1C00_0000h  | <a href="#">22.9.5/1068</a> |
| 21B_802C               | Chip Select n Write Configuration Register 2 (EIM_CS1WCR2)   | 32              | R/W    | 0000_0000h  | <a href="#">22.9.6/1071</a> |
| 21B_8030               | Chip Select n General Configuration Register 1 (EIM_CS2GCR1) | 32              | R/W    | 0061_0088h  | <a href="#">22.9.1/1059</a> |
| 21B_8034               | Chip Select n General Configuration Register 2 (EIM_CS2GCR2) | 32              | R/W    | 0000_1010h  | <a href="#">22.9.2/1063</a> |
| 21B_8038               | Chip Select n Read Configuration Register 1 (EIM_CS2RCR1)    | 32              | R/W    | 1C00_2000h  | <a href="#">22.9.3/1064</a> |
| 21B_803C               | Chip Select n Read Configuration Register 2 (EIM_CS2RCR2)    | 32              | R/W    | 0000_0000h  | <a href="#">22.9.4/1067</a> |
| 21B_8040               | Chip Select n Write Configuration Register 1 (EIM_CS2WCR1)   | 32              | R/W    | 1C00_0000h  | <a href="#">22.9.5/1068</a> |
| 21B_8044               | Chip Select n Write Configuration Register 2 (EIM_CS2WCR2)   | 32              | R/W    | 0000_0000h  | <a href="#">22.9.6/1071</a> |
| 21B_8048               | Chip Select n General Configuration Register 1 (EIM_CS3GCR1) | 32              | R/W    | 0061_0088h  | <a href="#">22.9.1/1059</a> |
| 21B_804C               | Chip Select n General Configuration Register 2 (EIM_CS3GCR2) | 32              | R/W    | 0000_1010h  | <a href="#">22.9.2/1063</a> |
| 21B_8050               | Chip Select n Read Configuration Register 1 (EIM_CS3RCR1)    | 32              | R/W    | 1C00_2000h  | <a href="#">22.9.3/1064</a> |
| 21B_8054               | Chip Select n Read Configuration Register 2 (EIM_CS3RCR2)    | 32              | R/W    | 0000_0000h  | <a href="#">22.9.4/1067</a> |
| 21B_8058               | Chip Select n Write Configuration Register 1 (EIM_CS3WCR1)   | 32              | R/W    | 1C00_0000h  | <a href="#">22.9.5/1068</a> |
| 21B_805C               | Chip Select n Write Configuration Register 2 (EIM_CS3WCR2)   | 32              | R/W    | 0000_0000h  | <a href="#">22.9.6/1071</a> |
| 21B_8090               | EIM Configuration Register (EIM_WCR)                         | 32              | R/W    | 0000_0020h  | <a href="#">22.9.7/1072</a> |
| 21B_8094               | EIM IP Access Register (EIM_WIAR)                            | 32              | R/W    | 0000_0010h  | <a href="#">22.9.8/1073</a> |
| 21B_8098               | Error Address Register (EIM_EAR)                             | 32              | R/W    | 0000_0000h  | <a href="#">22.9.9/1074</a> |

## 22.9.1 Chip Select n General Configuration Register 1 (EIM\_CS<sub>n</sub>GCR1)

Address: 21B\_8000h base + 0h offset + (24d × i), where i=0d to 3d

| Bit   | 31 | 30 | 29  | 28  | 27 | 26 | 25  | 24 | 23   | 22  | 21    | 20  | 19  | 18  | 17  | 16   |
|-------|----|----|-----|-----|----|----|-----|----|------|-----|-------|-----|-----|-----|-----|------|
| R     |    |    |     | PSZ | WP |    | GBC |    | AUS  |     | CSREC |     | SP  |     | DSZ |      |
| W     |    |    |     |     |    |    |     |    |      |     |       |     |     |     |     |      |
| Reset | 0  | 0  | 0   | 0   | 0  | 0  | 0   | 0  | 0    |     |       | 0   | 0   |     |     |      |
| Bit   | 15 | 14 | 13  | 12  | 11 | 10 | 9   | 8  | 7    | 6   | 5     | 4   | 3   | 2   | 1   | 0    |
| R     |    |    | BCS | BCD | WC |    | BL  |    | CREP | CRE | RFL   | WFL | MUM | SRD | SWR | CSEN |
| W     |    |    |     |     |    |    |     |    |      |     |       |     |     |     |     |      |
| Reset | 0  | 0  | 0   | 0   | 0  | 0  | 0   | 0  | 1    | 0   | 0     | 0   | 0   | 0   | 0   | 0    |

### EIM\_CS<sub>n</sub>GCR1 field descriptions

| Field        | Description   |
|--------------|---|
| 31–28<br>PSZ | <p>Page Size. This bit field indicates memory page size in words (word is defined by the DSZ field). PSZ is used when fix latency mode is applied, WFL=1 for sync. write accesses, RFL=1 for sync. Read accesses. When working in fix latency mode WAIT signal from the external device is not being monitored, PSZ is used to determine if page boundary is reached and renewal of access is preformed. This bit field is ignored when sync. Mode is disabled or fix latency mode is not being used for write or read access separately.</p> <p>It can be valid for both access type, read or write, or only for one type, according to configuration. PSZ is cleared by a hardware reset.</p> <ul style="list-style-type: none"> <li>0000 8 words page size</li> <li>0001 16 words page size</li> <li>0010 32 words page size</li> <li>0011 64 words page size</li> <li>0100 128 words page size</li> <li>0101 256 words page size</li> <li>0110 512 words page size</li> <li>0111 1024 (1k) words page size</li> <li>1000 2048 (2k) words page size</li> <li>1001 - 1111 Reserved</li> </ul> |
| 27<br>WP     | <p>Write Protect. This bit prevents writes to the address range defined by the corresponding chip select. WP is cleared by a hardware reset.</p> <ul style="list-style-type: none"> <li>0 Writes are allowed in the memory range defined by chip.</li> <li>1 Writes are prohibited. All attempts to write to an address mapped by this chip select result in a error response and no assertion of the chip select output.</li> </ul>  |
| 26–24<br>GBC | Gap Between Chip Selects. This bit field, according to the settings shown below, determines the minimum time between end of access to the current chip select and start of access to different chip select. GBC is cleared by a hardware reset.   |

Table continues on the next page...

**EIM\_CS<sub>n</sub>GCR1 field descriptions (continued)**

| Field          | Description  |
|----------------|--|
|                | <p>Example settings:</p> <p>000 minimum of 0 EIM clock cycles before next access from different chip select (async. mode only)<br/>     001 minimum of 1 EIM clock cycles before next access from different chip select<br/>     010 minimum of 2 EIM clock cycles before next access from different chip select<br/>     111 minimum of 7 EIM clock cycles before next access from different chip select</p>  |
| 23<br>AUS      | <p>Address UnShifted. This bit indicates an unshifted mode for address assertion for the relevant chip select accesses. AUS bit is cleared by hardware reset.</p> <p>0 Address shifted according to port size (DSZ config.)<br/>     1 Address unshifted</p>   |
| 22–20<br>CSREC | <p>CS Recovery. This bit field, according to the settings shown below, determines the minimum pulse width of CS, OE, and WE control signals before executing a new back to back access to the same chip select. CSREC is cleared by a hardware reset.</p> <p><b>NOTE:</b> The reset value for EIM_CS0GCR1, CSREC[2:0] is 0b110. For EIM_CS1GCR1 - EIM_CS5GCR, the reset value is 0b000.</p> <p>Example settings:</p> <p>000 0 EIM clock cycles minimum width of CS, OE and WE signals (read async. mode only)<br/>     001 1 EIM clock cycles minimum width of CS, OE and WE signals<br/>     010 2 EIM clock cycles minimum width of CS, OE and WE signals<br/>     111 7 EIM clock cycles minimum width of CS, OE and WE signals</p> |
| 19<br>SP       | <p>Supervisor Protect. This bit prevents accesses to the address range defined by the corresponding chip select when the access is attempted in the User mode. SP is cleared by a hardware reset.</p> <p>0 User mode accesses are allowed in the memory range defined by chip select.<br/>     1 User mode accesses are prohibited. All attempts to access an address mapped by this chip select in User mode results in an error response and no assertion of the chip select output.</p>   |
| 18–16<br>DSZ   | <p>Data Port Size. This bit field defines the width of an external device's data port as shown below.</p> <p><b>NOTE:</b> Only async. access supported for 8 bit port.</p> <p><b>NOTE:</b> The reset value for EIM_CS0GCR1, DSZ[2] = 0, DSZ[1:0] = EIM_BOOT[1:0]. For EIM_CS1GCR1 - EIM_CS5GCR1, the reset value is 0b001.</p> <p>000 Reserved.<br/>     001 16 bit port resides on DATA[15:0]<br/>     010 16 bit port resides on DATA[31:16]<br/>     011 32 bit port resides on DATA[31:0]<br/>     100 8 bit port resides on DATA[7:0]<br/>     101 8 bit port resides on DATA[15:8]<br/>     110 8 bit port resides on DATA[23:16]<br/>     111 8 bit port resides on DATA[31:24]</p>   |
| 15–14<br>BCS   | <p>Burst Clock Start. When SRD=1 or SWR=1, this bit field determines the number of EIM clock cycles delay from start of access before the first rising edge of BCLK is generated.</p> <p>When BCD=0 value of BCS=0 results in a half clock delay after the start of access. For other values of BCD a one clock delay after the start of access is applied, not an immediate assertion. BCS is cleared by a hardware reset.</p> <p>00 0 EIM clock cycle additional delay</p>   |

*Table continues on the next page...*

**EIM\_CSnGCR1 field descriptions (continued)**

| Field        | Description   |
|--------------|---|
|              | <p>01 1 EIM clock cycle additional delay<br/>     10 2 EIM clock cycle additional delay<br/>     11 3 EIM clock cycle additional delay</p>  |
| 13–12<br>BCD | <p>Burst Clock Divisor. This bit field contains the value used to program the burst clock divisor for BCLK generation. It is used to divide the internal EIMbus frequency. BCD is cleared by a hardware reset.</p> <p><b>NOTE:</b> For other then the mentioned below frequency such as 104 MHz, EIM clock (input clock) should be adjust accordingly.</p> <p>00 Divide EIM clock by 1<br/>     01 Divide EIM clock by 2<br/>     10 Divide EIM clock by 3<br/>     11 Divide EIM clock by 4</p>  |
| 11<br>WC     | <p>Write Continuous. The WI bit indicates that write access to the memory are always continuous accesses regardless of the BL field value. WI is cleared by hardware reset.</p> <p>0 Write access burst length occurs according to BL value.<br/>     1 Write access burst length is continuous.</p>  |
| 10–8<br>BL   | <p>Burst Length. The BL bit field indicates memory burst length in words (word is defined by the DSZ field) and should be properly initialized for mixed wrap/increment accesses support. Continuous BL value corresponds to continuous burst length setting of the external memory device. For fix memory burst size, type is always wrap. In case not matching wrap boundaries in both the memory (BL field) and Master access on the current address, EIM update address on the external device address bus and regenerates the access.</p> <p>BL is cleared by a hardware reset.</p> <p>When APR=1, Page Read Mode is applied, BL determine the number of words within the read page burst. BL is cleared by a hardware reset for EIM_CS0GCR1 - EIM_CS5GCR1.</p> <p>000 4 words Memory wrap burst length (read page burst size when APR = 1)<br/>     001 8 words Memory wrap burst length (read page burst size when APR = 1)<br/>     010 16 words Memory wrap burst length (read page burst size when APR = 1)<br/>     011 32 words Memory wrap burst length (read page burst size when APR = 1)<br/>     100 Continuous burst length (2 words read page burst size when APR = 1)<br/>     101 Reserved<br/>     110 Reserved<br/>     111 Reserved</p> |
| 7<br>CREP    | <p>Configuration Register Enable Polarity. This bit indicates CRE memory pin assertion state, active-low or active-high, while executing a memory register set command to the external device (PSRAM memory type). CREP is set by a hardware reset.</p> <p><b>NOTE:</b> Whenever PSRAM is connected the CREP value must be correct also for accesses where CRE is disabled.</p> <p>For Non-PSRAM memory CREP value should be 1.</p> <p>0 CRE signal is active low<br/>     1 CRE signal is active high</p>  |
| 6<br>CRE     | Configuration Register Enable. This bit indicates CRE memory pin state while executing a memory register set command to PSRAM external device. CRE is cleared by a hardware reset.  |

*Table continues on the next page...*

**EIM\_CS<sub>n</sub>GCR1 field descriptions (continued)**

| Field  | Description  |
|--------|--|
|        | <p>0 CRE signal use is disable<br/>1 CRE signal use is enable</p>  |
| 5 RFL  | <p>Read Fix Latency. This bit field determine if the controller is monitoring the WAIT signal from the External device connected to the chip select (handshake mode - fix or variable data latency) or if it start sampling data according to RWSC field, it only valid in synchronous mode. RFL is cleared by a hardware reset.</p> <p>When RFL=1 Burst access is terminated on page boundary and resume on the following page according to BL bit field configuration, because WAIT signal is not monitored from the external device.</p> <p>0 the External device WAIT signal is being monitored, and it reflect the external data bus state<br/>1 the state of the External devices is determined internally (Fix latency mode only)</p> |
| 4 WFL  | <p>Write Fix Latency. This bit field determine if the controller is monitoring the WAIT signal from the External device connected to the chip select (handshake mode - fix or variable data latency) or if it start data transfer according to WWSC field, it only valid in synchronous mode. WFL is cleared by a hardware reset.</p> <p>When WFL=1 Burst access is terminated on page boundary and resume on the following page according to BL bit field configuration, because WAIT signal is not monitored from the external device</p> <p>0 the External device WAIT signal is being monitored, and it reflect the external data bus state<br/>1 the state of the External devices is determined internally (Fix latency mode only)</p> |
| 3 MUM  | <p>Multiplexed Mode. This bit determines the address/data multiplexed mode for asynchronous and synchronous accesses for 8 bit, 16 bit or 32 bit devices (DSZ config. dependent).</p> <p><b>NOTE:</b> The reset value for EIM_CS0GCR1[MUM] = EIM_BOOT[2]. For EIM_CS1GCR1 - EIM_CS5GCR1 the reset value is 0.</p> <p>0 Multiplexed Mode disable<br/>1 Multiplexed Mode enable</p>  |
| 2 SRD  | <p>Synchronous Read Data. This bit field determine the read accesses mode to the External device of the chip select. The External device should be configured to the same mode as this bit implicates. SRD is cleared by a hardware reset.</p> <p><b>NOTE:</b> Sync. accesses supported only for 16/32 bit port.</p> <p>0 read accesses are in Asynchronous mode<br/>1 read accesses are in Synchronous mode</p>   |
| 1 SWR  | <p>Synchronous Write Data. This bit field determine the write accesses mode to the External device of the chip select. The External device should be configured to the same mode as this bit implicates. SWR is cleared by a hardware reset.</p> <p><b>NOTE:</b> Sync. accesses supported only for 16/32 bit port.</p> <p>0 write accesses are in Asynchronous mode<br/>1 write accesses are in Synchronous mode</p>   |
| 0 CSEN | <p>CS Enable. This bit controls the operation of the chip select pin. CSEN is set by a hardware reset for CSGCR0 to allow external boot operation. CSEN is cleared by a hardware reset to CSGCR1-CSGCR5.</p> <p><b>NOTE:</b> Reset value for EIM_CS0GCR1 for CSEN is 1. For EIM_CS1GCR1-CS1GCR5 reset value is 0.</p> <p>0 Chip select function is disabled; attempts to access an address mapped by this chip select results in an error respond and no assertion of the chip select output<br/>1 Chip select is enabled, and is asserted when presented with a valid access.</p>   |

## 22.9.2 Chip Select n General Configuration Register 2 (EIM\_CSnGCR2)

Address: 21B\_8000h base + 4h offset + (24d × i), where i=0d to 3d

| Bit   | 31 | 30 | 29 | 28 | 27 | 26 | 25              | 24 | 23 | 22 | 21  | 20  | 19   | 18 | 17 | 16  |
|-------|----|----|----|----|----|----|-----------------|----|----|----|-----|-----|------|----|----|-----|
| R     |    |    |    |    |    |    |                 |    | 0  |    |     |     |      |    |    |     |
| W     |    |    |    |    |    |    |                 |    |    |    |     |     |      |    |    |     |
| Reset | 0  | 0  | 0  | 0  | 0  | 0  | 0               | 0  | 0  | 0  | 0   | 0   | 0    | 0  | 0  | 0   |
| Bit   | 15 | 14 | 13 | 12 | 11 | 10 | 9               | 8  | 7  | 6  | 5   | 4   | 3    | 2  | 1  | 0   |
| R     |    |    |    | 0  |    |    | MUX16_BYP_GRANT |    | 0  |    | DAP | DAE |      |    | 0  |     |
| W     |    |    |    |    |    |    |                 |    |    |    |     |     | DAPS |    |    | ADH |
| Reset | 0  | 0  | 0  | 1  | 0  | 0  | 0               | 0  | 0  | 0  | 0   | 0   | 1    | 0  | 0  | 0   |

**EIM\_CSnGCR2 field descriptions**

| Field                 | Description  |
|-----------------------|--|
| 31–13<br>Reserved     | This read-only field is reserved and always has the value 0.   |
| 12<br>MUX16_BYP_GRANT | Muxed 16 bypass grant. This bit when asserted causes EIM to bypass the grant/ack. arbitration with NFC (only for 16 bit muxed mode accesses).<br><br>0 EIM waits for grant before driving a 16 bit muxed mode access to the memory.<br>1 EIM ignores the grant signal and immediately drives a 16 bit muxed mode access to the memory.   |
| 11–10<br>Reserved     | This read-only field is reserved and always has the value 0.   |
| 9<br>DAP              | Data Acknowledge Polarity. This bit indicates DTACK memory pin assertion state, active-low or active-high, while executing an async access using DTACK signal from the external device. DAP is cleared by a hardware reset.<br><br>0 DTACK signal is active high<br>1 DTACK signal is active low   |
| 8<br>DAE              | Data Acknowledge Enable. This bit indicates external device is using DTACK pin as strobe/terminator of an async. access. DTACK signal may be used only in asynchronous single read (APR=0) or write accesses. DTACK poling start point is set by DAPS bit field. polarity of DTACK is set by DAP bit field. DAE is cleared by a hardware reset.<br><br>0 DTACK signal use is disable<br>1 DTACK signal use is enable |
| 7–4<br>DAPS           | Data Acknowledge Poling Start. This bit field determine the starting point of DTACK input signal polling. DAPS is used only in asynchronous single read or write accesses.   |

*Table continues on the next page...*

**EIM\_CS<sub>n</sub>GCR2 field descriptions (continued)**

| Field           | Description   |
|-----------------|---|
|                 | <p><b>NOTE:</b> Since DTACK is an async. signal the start point of DTACK signal polling is at least 3 cycles after the start of access.</p> <p>DAPS is cleared by a hardware reset.</p> <p>Example settings:</p> <ul style="list-style-type: none"> <li>0000 3 EIM clk cycle between start of access and first DTACK check</li> <li>0001 4 EIM clk cycles between start of access and first DTACK check</li> <li>0010 5 EIM clk cycles between start of access and first DTACK check</li> <li>0111 10 EIM clk cycles between start of access and first DTACK check</li> <li>1011 14 EIM clk cycles between start of access and first DTACK check</li> <li>1111 18 EIM clk cycles between start of access and first DTACK check</li> </ul> |
| 3–2<br>Reserved | This read-only field is reserved and always has the value 0.  |
| ADH             | <p>Address hold time - This bit field determine the address hold time after ADV negation when mum = 1 (muxed mode).</p> <p>When mum = 0 this bit has no effect. For read accesses the field determines when the pads direction will be switched.</p> <p><b>NOTE:</b> Reset value for EIM_CS0GCR2 for ADH is 10. For EIM_CS1GCR2-EIM_CS5GCR2 reset value is 00.</p> <ul style="list-style-type: none"> <li>00 0 cycle after ADV negation</li> <li>01 1 cycle after ADV negation</li> <li>10 2 cycle after ADV negation</li> <li>11 Reserved</li> </ul>   |

### 22.9.3 Chip Select n Read Configuration Register 1 (EIM\_CS<sub>n</sub>RCR1)

Address: 21B\_8000h base + 8h offset + (24d × i), where i=0d to 3d

|       |    |    |    |     |    |    |    |     |    |    |    |    |    |    |    |    |
|-------|----|----|----|-----|----|----|----|-----|----|----|----|----|----|----|----|----|
| Bit   | 31 | 30 | 29 | 28  | 27 | 26 | 25 | 24  | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| R     | 0  |    |    |     |    |    |    |     | 0  |    |    |    |    |    |    |    |
| W     |    |    |    |     |    |    |    |     |    |    |    |    |    |    |    |    |
| Reset | 0  | 0  |    |     |    |    |    |     | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |
| Bit   | 15 | 14 | 13 | 12  | 11 | 10 | 9  | 8   | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
| R     | 0  |    |    | OEA |    | 0  |    | OEN | 0  |    |    |    | 0  |    |    |    |
| W     |    |    |    |     |    |    |    |     |    |    |    |    |    |    |    |    |
| Reset | 0  |    |    |     | 0  | 0  | 0  | 0   | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |

**EIM\_CS<sub>n</sub>RCR1 field descriptions**

| Field             | Description  |
|-------------------|--|
| 31–30<br>Reserved | This read-only field is reserved and always has the value 0. |

*Table continues on the next page...*

**EIM\_CS<sub>n</sub>RCR1 field descriptions (continued)**

| Field          | Description  |        |  |        |  |        |  |        |  |        |                  |        |                  |
|----------------|--|--------|--|--------|--|--------|--|--------|--|--------|------------------|--------|------------------|
| 29–24<br>RWSC  | <p>Read Wait State Control. This bit field programs the number of wait-states, according to the settings shown below, for synchronous or asynchronous read access to the external device connected to the chip select.</p> <p>When SRD=1 and RFL=0, RWSC indicates the number of burst clock (BCLK) cycles from the start of an access, before the controller can start sample data. Since WAIT signal can be asserted one cycle before the first data can be sampled, the controller starts evaluating the WAIT signal state one cycle before, this is referred as handshake mode or variable latency mode.</p> <p>When SRD=1 and RFL=1, RWSC indicates the number of burst clock (BCLK) cycles from the start of an access, until the external device is ready for data transfer, this is referred as fix latency mode.</p> <p>When SRD=0, RFL bit is ignored, RWSC indicates the asynchronous access length and the number of EIM clock cycles from the start of access until the external device is ready for data transfer.</p> <p>RWSC is cleared by a hardware reset.</p> <p><b>NOTE:</b> The reset value for EIM_CS0RCR1, RWSC[5:0] = 0b011100. For CG1RCR1 - CS1RCR5 the reset value is 0b000000.</p> <p>Example settings:</p> <table> <tr><td>000000</td><td>Reserved</td></tr> <tr><td>000001</td><td>RWSC value is 1</td></tr> <tr><td>000010</td><td>RWSC value is 2</td></tr> <tr><td>111101</td><td>RWSC value is 61</td></tr> <tr><td>111110</td><td>RWSC value is 62</td></tr> <tr><td>111111</td><td>RWSC value is 63</td></tr> </table> | 000000 | Reserved   | 000001 | RWSC value is 1  | 000010 | RWSC value is 2  | 111101 | RWSC value is 61   | 111110 | RWSC value is 62 | 111111 | RWSC value is 63 |
| 000000         | Reserved   |        |  |        |  |        |  |        |  |        |                  |        |                  |
| 000001         | RWSC value is 1  |        |  |        |  |        |  |        |  |        |                  |        |                  |
| 000010         | RWSC value is 2  |        |  |        |  |        |  |        |  |        |                  |        |                  |
| 111101         | RWSC value is 61   |        |  |        |  |        |  |        |  |        |                  |        |                  |
| 111110         | RWSC value is 62   |        |  |        |  |        |  |        |  |        |                  |        |                  |
| 111111         | RWSC value is 63   |        |  |        |  |        |  |        |  |        |                  |        |                  |
| 23<br>Reserved | This read-only field is reserved and always has the value 0.   |        |  |        |  |        |  |        |  |        |                  |        |                  |
| 22–20<br>RADVA | <p>ADV Assertion. This bit field determines when ADV signal is asserted for synchronous or asynchronous read modes according to the settings shown below. RADVA is cleared by a hardware reset.</p> <p>Example settings:</p> <table> <tr><td>000</td><td>0 EIM clock cycles between beginning of access and ADV assertion</td></tr> <tr><td>001</td><td>1 EIM clock cycles between beginning of access and ADV assertion</td></tr> <tr><td>010</td><td>2 EIM clock cycles between beginning of access and ADV assertion</td></tr> <tr><td>111</td><td>7 EIM clock cycles between beginning of access and ADV assertion</td></tr> </table>  | 000    | 0 EIM clock cycles between beginning of access and ADV assertion | 001    | 1 EIM clock cycles between beginning of access and ADV assertion | 010    | 2 EIM clock cycles between beginning of access and ADV assertion | 111    | 7 EIM clock cycles between beginning of access and ADV assertion |        |                  |        |                  |
| 000            | 0 EIM clock cycles between beginning of access and ADV assertion   |        |  |        |  |        |  |        |  |        |                  |        |                  |
| 001            | 1 EIM clock cycles between beginning of access and ADV assertion   |        |  |        |  |        |  |        |  |        |                  |        |                  |
| 010            | 2 EIM clock cycles between beginning of access and ADV assertion   |        |  |        |  |        |  |        |  |        |                  |        |                  |
| 111            | 7 EIM clock cycles between beginning of access and ADV assertion   |        |  |        |  |        |  |        |  |        |                  |        |                  |
| 19<br>RAL      | Read ADV Low. This bit field determine ADV signal negation time. When RAL=1, RADVN bit field is ignored and ADV signal will stay asserted until end of access. When RAL=0 negation of ADV signal is according to RADVN bit field configuration.  |        |  |        |  |        |  |        |  |        |                  |        |                  |
| 18–16<br>RADVN | <p>ADV Negation. This bit field determines when ADV signal to memory is negated during read accesses.</p> <p>When SRD=1 (synchronous read mode), ADV negation occurs according to the following formula: (RADVN + RADVA + BCD + BCS + 1) EIM clock cycles from start of access.</p> <p>When asynchronous read mode is applied (SRD=0) and RAL=0 ADV negation occurs according to the following formula: (RADVN + RADVA + 1) EIM clock cycles from start of access. RADVN is cleared by a hardware reset.</p> <p><b>NOTE:</b> the reset value for EIM_CS0RCR1[RADVN] = 2. For EIM_CS1RCR1 - EIM_CS5RCR1, the reset value is 0b000.</p> <p><b>NOTE:</b> This field should be configured so ADV negation will occur before the end of access. For ADV negation at the same time with the end of access user should RAL bit.</p>   |        |  |        |  |        |  |        |  |        |                  |        |                  |

*Table continues on the next page...*

**EIM\_CSnRCR1 field descriptions (continued)**

| Field          | Description  |
|----------------|--|
| 15<br>Reserved | This read-only field is reserved and always has the value 0.   |
| 14–12<br>OEA   | <p>OE Assertion. This bit field determines when OE signal are asserted during read cycles (synchronous or asynchronous mode), according to the settings shown below. OEA is cleared by a hardware reset.</p> <p>In muxed mode OE assertion occurs (OEA + RADVN + RADVA + ADH +1) EIM clock cycles from start of access.</p> <p><b>NOTE:</b> The reset value for EIM_CS0RCR1[OEA] is 0b000 if EIM_BOOT[2] = 0. If EIM_BOOT[2] is 1, the reset value for EIM_CS0RCR1 is 0b010. The reset value of this field for EIM_CS1RCR1 - EIM_CS5RCR1 is 0b000.</p> <p>Example settings:</p> <ul style="list-style-type: none"> <li>000 0 EIM clock cycles between beginning of access and OE assertion</li> <li>001 1 EIM clock cycles between beginning of access and OE assertion</li> <li>010 2 EIM clock cycles between beginning of access and OE assertion</li> <li>111 7 EIM clock cycles between beginning of access and OE assertion</li> </ul> |
| 11<br>Reserved | This read-only field is reserved and always has the value 0.   |
| 10–8<br>OEN    | <p>OE Negation. This bit field determines when OE signal is negated during read cycles in asynchronous single mode only (SRD=0 &amp; APR = 0), according to the settings shown below. This bit field is ignored when SRD=1. OEN is cleared by a hardware reset.</p> <p>Example settings:</p> <ul style="list-style-type: none"> <li>000 0 EIM clock cycles between end of access and OE negation</li> <li>001 1 EIM clock cycles between end of access and OE negation</li> <li>010 2 EIM clock cycles between end of access and OE negation</li> <li>111 7 EIM clock cycles between end of access and OE negation</li> </ul>  |
| 7<br>Reserved  | This read-only field is reserved and always has the value 0.   |
| 6–4<br>RCSA    | <p>Read CS Assertion. This bit field determines when CS signal is asserted during read cycles (synchronous or asynchronous mode), according to the settings shown below. RCSA is cleared by a hardware reset.</p> <p>Example settings:</p> <ul style="list-style-type: none"> <li>000 0 EIM clock cycles between beginning of read access and CS assertion</li> <li>001 1 EIM clock cycles between beginning of read access and CS assertion</li> <li>010 2 EIM clock cycles between beginning of read access and CS assertion</li> <li>111 7 EIM clock cycles between beginning of read access and CS assertion</li> </ul>  |
| 3<br>Reserved  | This read-only field is reserved and always has the value 0.   |
| RCSN           | <p>Read CS Negation. This bit field determines when CS signal is negated during read cycles in asynchronous single mode only (SRD=0 &amp; APR = 0), according to the settings shown below. This bit field is ignored when SRD=1. RCSN is cleared by a hardware reset.</p> <p>Example settings:</p> <ul style="list-style-type: none"> <li>000 0 EIM clock cycles between end of read access and CS negation</li> <li>001 1 EIM clock cycles between end of read access and CS negation</li> <li>010 2 EIM clock cycles between end of read access and CS negation</li> <li>111 7 EIM clock cycles between end of read access and CS negation</li> </ul>  |

## 22.9.4 Chip Select n Read Configuration Register 2 (EIM\_CS*n*RCR2)

Address: 21B\_8000h base + Ch offset + (24d × i), where i=0d to 3d

| Bit   | 31  | 30  | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21   | 20 | 19 | 18  | 17   | 16 |
|-------|-----|-----|----|----|----|----|----|----|----|----|------|----|----|-----|------|----|
| R     | 0   |     |    |    |    |    |    |    |    |    |      |    |    |     |      |    |
| W     |     |     |    |    |    |    |    |    |    |    |      |    |    |     |      |    |
| Reset | 0   | 0   | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0    | 0  | 0  | 0   | 0    | 0  |
| Bit   | 15  | 14  | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6  | 5    | 4  | 3  | 2   | 1    | 0  |
| R     | APR | PAT |    |    | 0  |    | RL |    | 0  |    | RBEA |    |    | RBE | RBEN |    |
| W     |     |     |    |    |    |    |    |    |    |    |      |    |    |     |      |    |
| Reset | 0   | 0   | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0    | 0  | 0  | 0   | 0    | 0  |

### EIM\_CS*n*RCR2 field descriptions

| Field             | Description  |
|-------------------|--|
| 31–16<br>Reserved | This read-only field is reserved and always has the value 0.   |
| 15<br>APR         | Asynchronous Page Read. This bit field determine the asynchronous read mode to the external device. When APR=0, the async. read access is done as single word (where word is defined by the DSZ field). when APR=1, the async. read access executed as page read. page size is according to BL field config., RCSN,RBEN,OEN and RADVN are being ignored.<br><br>APR is cleared by a hardware reset for EIM_CS1GCR1 - EIM_CS5GCR1.<br><br><b>NOTE:</b> SRD=0 and MUM=0 must apply when APR=1  |
| 14–12<br>PAT      | Page Access Time. This bit field is used in Asynchronous Page Read mode only (APR=1). the initial access is set by RWSC as in regular asynchronous mode. the consecutive address assertions width determine by PAT field according to the settings shown below. when APR=0 this field is ignored.<br><br>PAT is cleared by a hardware reset for EIM_CS1GCR1 - EIM_CS5GCR1.<br><br>000 Address width is 2 EIM clock cycles<br>001 Address width is 3 EIM clock cycles<br>010 Address width is 4 EIM clock cycles<br>011 Address width is 5 EIM clock cycles<br>100 Address width is 6 EIM clock cycles<br>101 Address width is 7 EIM clock cycles<br>110 Address width is 8 EIM clock cycles<br>111 Address width is 9 EIM clock cycles |
| 11–10<br>Reserved | This read-only field is reserved and always has the value 0.   |
| 9–8<br>RL         | Read Latency. This bit field indicates cycle latency when executing a synchronous read operation. The fields holds the feedback clock loop delay in aclk cycle units.<br><br>This field is cleared by a hardware reset.<br><br>00 Feedback clock loop delay is up to 1 cycle for BCD = 0 or 1.5 cycles for BCD != 0<br>01 Feedback clock loop delay is up to 2 cycles for BCD = 0 or 2.5 cycles for BCD != 0   |

Table continues on the next page...

**EIM\_CS*n*RCR2 field descriptions (continued)**

| Field      | Description   |
|------------|---|
|            | 10 Feedback clock loop delay is up to 3 cycles for BCD = 0 or 3.5 cycles for BCD != 0<br>11 Feedback clock loop delay is up to 4 cycles for BCD = 0 or 4.5 cycles for BCD != 0  |
| 7 Reserved | This read-only field is reserved and always has the value 0.  |
| 6–4 RBEA   | Read BE Assertion. This bit field determines when BE signal is asserted during read cycles (synchronous or asynchronous mode), according to the settings shown below. RBEA is cleared by a hardware reset.<br><br>Example settings:<br><br>000 0 EIM clock cycles between beginning of read access and BE assertion<br>001 1 EIM clock cycles between beginning of read access and BE assertion<br>010 2 EIM clock cycles between beginning of read access and BE assertion<br>111 7 EIM clock cycles between beginning of read access and BE assertion                       |
| 3 RBE      | Read BE enable. This bit field determines if BE will be asserted during read access.<br><br>0 - BE are disabled during read access.<br>1- BE are enable during read access according to value of RBEA & RBEN bit fields.  |
| RBEN       | Read BE Negation. This bit field determines when BE signal is negated during read cycles in asynchronous single mode only (SRD=0 & APR=0), according to the settings shown below. This bit field is ignored when SRD=1. RBEN is cleared by a hardware reset.<br><br>Example settings:<br><br>000 0 EIM clock cycles between end of read access and BE negation<br>001 1 EIM clock cycles between end of read access and BE negation<br>010 2 EIM clock cycles between end of read access and BE negation<br>111 7 EIM clock cycles between end of read access and BE negation |

## 22.9.5 Chip Select *n* Write Configuration Register 1 (EIM\_CS*n*WCR1)

Address: 21B\_8000h base + 10h offset + (24d × i), where i=0d to 3d

| Bit   | 31   | 30   | 29   | 28 | 27   | 26 | 25  | 24 | 23    | 22 | 21   | 20    | 19 | 18   | 17 | 16 |
|-------|------|------|------|----|------|----|-----|----|-------|----|------|-------|----|------|----|----|
| R     | WAL  | WBED |      |    | WWSC |    |     |    | WADVA |    |      | WADVN |    | WBEA |    |    |
| W     |      |      |      |    |      |    |     |    |       |    |      |       |    |      |    |    |
| Reset | 0    | 0    |      |    |      |    |     |    | 0     | 0  | 0    | 0     | 0  | 0    | 0  | 0  |
| Bit   | 15   | 14   | 13   | 12 | 11   | 10 | 9   | 8  | 7     | 6  | 5    | 4     | 3  | 2    | 1  | 0  |
| R     | WBEA |      | WBEN |    | WEA  |    | WEN |    | WCSA  |    | WCSN |       |    |      |    |    |
| W     |      |      |      |    |      |    |     |    |       |    |      |       |    |      |    |    |
| Reset | 0    | 0    | 0    | 0  | 0    | 0  | 0   | 0  | 0     | 0  | 0    | 0     | 0  | 0    | 0  | 0  |

**EIM\_CSnWCR1 field descriptions**

| Field          | Description  |        |  |        |  |        |  |        |  |        |                  |
|----------------|--|--------|--|--------|--|--------|--|--------|--|--------|------------------|
| 31<br>WAL      | Write ADV Low. This bit field determine ADV signal negation time in write accesses. When WAL=1, WADVN bit field is ignored and ADV signal will stay asserted until end of access. When WAL=0 negation of ADV signal is according to WADVN bit field configuration.   |        |  |        |  |        |  |        |  |        |                  |
| 30<br>WBED     | Write Byte Enable Disable. When asserted this bit prevent from IPP_DO_BE_B[x] to be asserted during write accesses. This bit is cleared by hardware reset.   |        |  |        |  |        |  |        |  |        |                  |
| 29–24<br>WWSC  | <p>Write Wait State Control. This bit field programs the number of wait-states, according to the settings shown below, for synchronous or asynchronous write access to the external device connected to the chip select.</p> <p>When SWR=1 and WFL=0, WWSC indicates the number of burst clock (BCLK) cycles from the start of an access, before the memory can sample the first data. Since WAIT signal can be asserted one cycle before the first data can be sampled, the controller starts evaluating the WAIT signal state one cycle before, this is referred as handshake mode or variable latency mode.</p> <p>When SWR=1 and WFL=1, WWSC indicates the number of burst clock (BCLK) cycles from the start of an access, until the external device is ready for data transfer, this is referred as fix latency mode.</p> <p>When SWR=0, WFL bit is ignored, WWSC indicates the asynchronous access length and the number of EIM clock cycles from the start of access until the external device is ready for data transfer.</p> <p>WWSC is cleared by a hardware reset.</p> <p><b>NOTE:</b> The reset value for EIM_CS0WCR1, WWSC[5:0] = 0b011100. For EIM_CS1WCR1 - EIM_CS5WCR1, the reset value of this field is 0b000000.</p> <p>Example settings:</p> <table> <tr><td>000000</td><td>Reserved</td></tr> <tr><td>000001</td><td>WWSC value is 1</td></tr> <tr><td>000010</td><td>WWSC value is 2</td></tr> <tr><td>000011</td><td>WWSC value is 3</td></tr> <tr><td>111111</td><td>WWSC value is 63</td></tr> </table> | 000000 | Reserved   | 000001 | WWSC value is 1  | 000010 | WWSC value is 2  | 000011 | WWSC value is 3  | 111111 | WWSC value is 63 |
| 000000         | Reserved   |        |  |        |  |        |  |        |  |        |                  |
| 000001         | WWSC value is 1  |        |  |        |  |        |  |        |  |        |                  |
| 000010         | WWSC value is 2  |        |  |        |  |        |  |        |  |        |                  |
| 000011         | WWSC value is 3  |        |  |        |  |        |  |        |  |        |                  |
| 111111         | WWSC value is 63   |        |  |        |  |        |  |        |  |        |                  |
| 23–21<br>WADVA | ADV Assertion. This bit field determines when ADV signal is asserted for synchronous or asynchronous write modes according to the settings shown below. WADVA is cleared by a hardware reset.  |        |  |        |  |        |  |        |  |        |                  |
|                | <p>Example settings:</p> <table> <tr><td>000</td><td>0 EIM clock cycles between beginning of access and ADV assertion</td></tr> <tr><td>001</td><td>1 EIM clock cycles between beginning of access and ADV assertion</td></tr> <tr><td>010</td><td>2 EIM clock cycles between beginning of access and ADV assertion</td></tr> <tr><td>111</td><td>7 EIM clock cycles between beginning of access and ADV assertion</td></tr> </table>  | 000    | 0 EIM clock cycles between beginning of access and ADV assertion | 001    | 1 EIM clock cycles between beginning of access and ADV assertion | 010    | 2 EIM clock cycles between beginning of access and ADV assertion | 111    | 7 EIM clock cycles between beginning of access and ADV assertion |        |                  |
| 000            | 0 EIM clock cycles between beginning of access and ADV assertion   |        |  |        |  |        |  |        |  |        |                  |
| 001            | 1 EIM clock cycles between beginning of access and ADV assertion   |        |  |        |  |        |  |        |  |        |                  |
| 010            | 2 EIM clock cycles between beginning of access and ADV assertion   |        |  |        |  |        |  |        |  |        |                  |
| 111            | 7 EIM clock cycles between beginning of access and ADV assertion   |        |  |        |  |        |  |        |  |        |                  |
| 20–18<br>WADVN | <p>ADV Negation. This bit field determines when ADV signal to memory is negated during write accesses.</p> <p>When SWR=1 (synchronous write mode), ADV negation occurs according to the following formula: (WADVN + WADVA + BCD + BCS + 1) EIM clock cycles.</p> <p>When asynchronous read mode is applied (SWR=0) ADV negation occurs according to the following formula: (WADVN + WADVA + 1) EIM clock cycles.</p> <p><b>NOTE:</b> Reset value for EIM_CS0WCR for WADVN is 2. For EIM_CS1WCR - EIM_CS5WCR reset value is 000.</p> <p><b>NOTE:</b> This field should be configured so ADV negation will occur before the end of access. For ADV negation at the same time as the end of access, S/W should set the WAL bit.</p>   |        |  |        |  |        |  |        |  |        |                  |
| 17–15<br>WBEA  | BE Assertion. This bit field determines when BE signal is asserted during write cycles in async. mode only (SWR=0), according to the settings shown below. BEA is cleared by a hardware reset.   |        |  |        |  |        |  |        |  |        |                  |

*Table continues on the next page...*

**EIM\_CSnWCR1 field descriptions (continued)**

| Field         | Description   |
|---------------|---|
|               | <p><b>NOTE:</b> Reset value for EIM_CS0WCR for WBEA is 2. For EIM_CS1WCR - EIM_CS5WCR reset value is 000.</p> <p>Example settings:</p> <p>000 0 EIM clock cycles between beginning of access and BE assertion<br/>     001 1 EIM clock cycles between beginning of access and BE assertion<br/>     010 2 EIM clock cycles between beginning of access and BE assertion<br/>     111 7 EIM clock cycles between beginning of access and BE assertion</p>  |
| 14–12<br>WBEN | <p>BE[3:0] Negation. This bit field determines when BE[3:0] bus signal is negated during write cycles in async. mode only (SWR=0), according to the settings shown below. This bit field is ignored when SWR=1. BEN is cleared by a hardware reset.</p> <p><b>NOTE:</b> Reset value for EIM_CS0WCR for WBEN is 2. For EIM_CS1WCR - EIM_CS5WCR reset value is 000.</p> <p>Example settings:</p> <p>000 0 EIM clock cycles between end of access and WE negation<br/>     001 1 EIM clock cycles between end of access and WE negation<br/>     010 2 EIM clock cycles between end of access and WE negation<br/>     111 7 EIM clock cycles between end of access and WE negation</p>  |
| 11–9<br>WEA   | <p>WE Assertion. This bit field determines when WE signal is asserted during write cycles (synchronous or asynchronous mode), according to the settings shown below. This bit field is ignored when executing a read access to the external device. WEA is cleared by a hardware reset.</p> <p><b>NOTE:</b> Reset value for EIM_CS0WCR for WEA is 2. For EIM_CS1WCR - EIM_CS5WCR reset value is 000.</p> <p>Example settings:</p> <p>000 0 EIM clock cycles between beginning of access and WE assertion<br/>     001 1 EIM clock cycles between beginning of access and WE assertion<br/>     010 2 EIM clock cycles between beginning of access and WE assertion<br/>     111 7 EIM clock cycles between beginning of access and WE assertion</p> |
| 8–6<br>WEN    | <p>WE Negation. This bit field determines when WE signal is negated during write cycles in asynchronous mode only (SWR=0), according to the settings shown below. This bit field is ignored when SWR=1. WEN is cleared by a hardware reset.</p> <p><b>NOTE:</b> Reset value for EIM_CS0WCR for WEN is 2. For EIM_CS1WCR - EIM_CS5WCR reset value is 000.</p> <p>Example settings:</p> <p>000 0 EIM clock cycles between beginning of access and WE assertion<br/>     001 1 EIM clock cycles between beginning of access and WE assertion<br/>     010 2 EIM clock cycles between beginning of access and WE assertion<br/>     111 7 EIM clock cycles between beginning of access and WE assertion</p>   |
| 5–3<br>WCSA   | <p>Write CS Assertion. This bit field determines when CS signal is asserted during write cycles (synchronous or asynchronous mode), according to the settings shown below. This bit field is ignored when executing a read access to the external device. WCSA is cleared by a hardware reset.</p> <p>Example settings:</p> <p>000 0 EIM clock cycles between beginning of write access and CS assertion</p>  |

*Table continues on the next page...*

**EIM\_CS*n*WCR1 field descriptions (continued)**

| Field | Description  |
|-------|--|
|       | 001 1 EIM clock cycles between beginning of write access and CS assertion<br>010 2 EIM clock cycles between beginning of write access and CS assertion<br>111 7 EIMclock cycles between beginning of write access and CS assertion   |
| WCSN  | <p>Write CS Negation. This bit field determines when CS signal is negated during write cycles in asynchronous mode only (SWR=0), according to the settings shown below. This bit field is ignored when SWR=1. WCSN is cleared by a hardware reset.</p> <p>Example settings:</p> <ul style="list-style-type: none"> <li>000 0 EIM clock cycles between end of read access and CS negation</li> <li>001 1 EIM clock cycles between end of read access and CS negation</li> <li>010 2 EIM clock cycles between end of read access and CS negation</li> <li>111 7 EIM clock cycles between end of read access and CS negation</li> </ul> |

## 22.9.6 Chip Select n Write Configuration Register 2 (EIM\_CS*n*WCR2)

Address: 21B\_8000h base + 14h offset + (24d × i), where i=0d to 3d

| Bit   | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |   | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|-------|----|----|----|----|----|----|----|----|---|----|----|----|----|----|----|----|----|
| R     |    |    |    |    |    |    |    |    | 0 |    |    |    |    |    |    |    |    |
| W     |    |    |    |    |    |    |    |    |   |    |    |    |    |    |    |    |    |
| Reset | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |   | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |
| Bit   | 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8  |   | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
| R     |    |    |    |    |    |    |    |    | 0 |    |    |    |    |    |    |    |    |
| W     |    |    |    |    |    |    |    |    |   |    |    |    |    |    |    |    |    |
| Reset | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |   | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |

**EIM\_CS*n*WCR2 field descriptions**

| Field            | Description  |
|------------------|--|
| 31–1<br>Reserved | This read-only field is reserved and always has the value 0.   |
| 0<br>WBCDD       | <p>Write Burst Clock Divisor Decrement. If this bit is asserted and BCD value is 0 sync. write access will be preformed as if BCD value is 1. When this bit is negated or BCD value is not 0 this bit has no affect.</p> <p>This bit is cleared by hardware reset.</p> |

## 22.9.7 EIM Configuration Register (EIM\_WCR)

Address: 21B\_8000h base + 90h offset = 21B\_8090h

| Bit   | 31 | 30 | 29 | 28 | 27 | 26         | 25 | 24 | 23 | 22     | 21 | 20 | 19    | 18 | 17   | 16  |
|-------|----|----|----|----|----|------------|----|----|----|--------|----|----|-------|----|------|-----|
| R     | 0  |    |    |    |    |            |    |    |    |        |    |    |       |    |      |     |
| W     |    |    |    |    |    |            |    |    |    |        |    |    |       |    |      |     |
| Reset | 0  | 0  | 0  | 0  | 0  | 0          | 0  | 0  | 0  | 0      | 0  | 0  | 0     | 0  | 0    | 0   |
| Bit   | 15 | 14 | 13 | 12 | 11 | 10         | 9  | 8  | 7  | 6      | 5  | 4  | 3     | 2  | 1    | 0   |
| R     | 0  |    |    |    |    | WDOG_LIMIT |    |    | 0  | INTPOL |    | 0  | INTEN |    | GBCD | BCM |
| W     |    |    |    |    |    |            |    |    | 0  |        |    | 1  |       |    | 0    | 0   |
| Reset | 0  | 0  | 0  | 0  | 0  | 0          | 0  | 0  | 0  | 0      | 0  | 0  | 0     | 0  | 0    | 0   |

### EIM\_WCR field descriptions

| Field              | Description  |
|--------------------|--|
| 31–11<br>Reserved  | This read-only field is reserved and always has the value 0.   |
| 10–9<br>WDOG_LIMIT | Memory Watch Dog (WDog) cycle limit.<br>This bit field determines the number of BCLK cycles (ACLK cycles in dtack mode) before the wdog counter terminates the access and send an error response to the master.<br><br>00 128 BCLK cycles<br>01 256 BCLK cycles<br>10 512 BCLK cycles<br>11 1024 BCLK cycles         |
| 8<br>WDOG_EN       | Memory WDog enable.<br>This bit controls the operation of the wdog counter that terminates the EIM access.<br><br>0 Memory WDog is Disabled<br>1 Memory WDog is Enabled  |
| 7–6<br>Reserved    | This read-only field is reserved and always has the value 0.   |
| 5<br>INTPOL        | Interrupt Polarity. This bit field determines the polarity of the external device interrupt.<br><br>0 External interrupt polarity is active low<br>1 External interrupt polarity is active high  |
| 4<br>INTEN         | Interrupt Enable. When this bit is set the External signal RDY_INT as active interrupt. When interrupt occurs, INT bit at the WCR will be set and t EIM_EXT_INT signal will be asserted correspondingly. This bit is cleared by a hardware reset.<br><br>0 External interrupt Disable<br>1 External interrupt Enable |

Table continues on the next page...

**EIM\_WCR field descriptions (continued)**

| Field         | Description  |
|---------------|--|
| 3<br>Reserved | This read-only field is reserved and always has the value 0.   |
| 2–1<br>GBCD   | General Burst Clock Divisor. When BCM bit is set, this bit field contains the value used to program the burst clock divisor for Continuous BCLK generation. The other BCD bit fields for each chip select are ignored. It is used to divide the internal AXI bus frequency. When BCM=0 GBCD bit field has no influence. GBCD is cleared by a hardware reset.<br><br>00 Divide EIM clock by 1<br>01 Divide EIM clock by 2<br>10 Divide EIM clock by 3<br>11 Divide EIM clock by 4   |
| 0<br>BCM      | Burst Clock Mode. This bit selects the burst clock mode of operation. It is used for system debug mode. BCM is cleared by a hardware reset.<br><br><b>NOTE:</b> The BCLK frequency in this mode is according to GBCD bit field.<br><b>NOTE:</b> The BCLK phase is opposite to the EIM clock in this mode if GBCD is 0.<br><b>NOTE:</b> This bit should be used only in async. accesses. No sync access can be executed if this bit is set.<br><b>NOTE:</b> When this bit is set bcd field shouldn't be configured to 0.<br><br>0 The burst clock runs only when accessing a chip select range with the SWR/SRD bits set. When the burst clock is not running it remains in a logic 0 state. When the burst clock is running it is configured by the BCD and BCS bit fields in the chip select Configuration Register.<br>1 The burst clock runs whenever ACLK is active (independent of chip select configuration) |

**22.9.8 EIM IP Access Register (EIM\_WIAR)**

Address: 21B\_8000h base + 94h offset = 21B\_8094h

| Bit   | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20      | 19    | 18  | 17      | 16      |
|-------|----|----|----|----|----|----|----|----|----|----|----|---------|-------|-----|---------|---------|
| R     |    |    |    |    |    |    |    |    | 0  |    |    |         |       |     |         |         |
| W     |    |    |    |    |    |    |    |    |    |    |    |         |       |     |         |         |
| Reset | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0       | 0     | 0   | 0       | 0       |
| Bit   | 15 | 14 | 13 | 12 | 11 | 10 | 9  | 8  | 7  | 6  | 5  | 4       | 3     | 2   | 1       | 0       |
| R     |    |    |    |    |    |    |    |    | 0  |    |    | ACLK_EN | ERRST | INT | IPS_ACK | IPS_REQ |
| W     |    |    |    |    |    |    |    |    |    |    |    | 1       | 0     | 0   | 0       | 0       |
| Reset | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 1       | 0     | 0   | 0       | 0       |

## **EIM\_WIAR field descriptions**

| Field            | Description   |
|------------------|---|
| 31–5<br>Reserved | This read-only field is reserved and always has the value 0.  |
| 4<br>ACLK_EN     | ACLK enable. This bit gates the ACLK for the EIM except from FFs that get ipg_aclk_s. After reset ACLK is enabled.<br><br>0 ACLK is disabled<br>1 ACLK is enabled   |
| 3<br>ERRST       | READY After Reset. This bit controls the initial ready/busy status for external devices on CS0 immediately after hardware reset. This is a sticky bit which is cleared once the RDY_INT signal is asserted by the external device.<br><br>When ERRST = 1 the first fetch access from EIM to the external device located on CS0 will be pending until RDY_INT signal indicates that the external device is ready, then EIM will execute the access.<br><br>0 RDY_INT After Reset Disable<br>1 RDY_INT After Reset Enable |
| 2<br>INT         | Interrupt. This bit indicates interrupt assertion by an external device according to RDY_INT signal. When polling this bit, INT=0 indicates interrupt not occurred and INT=1 indicates assertion of the external device interrupt. This bit is cleared by a hardware reset.   |
| 1<br>IPS_ACK     | IPS ACK. The EIM is ready for ips access. There is no active AXI access and no new AXI access is accepted till this bit is cleared. This bit is cleared by the master after it completes the ips accesses.<br><br>0 Master cannot access ips.<br>1 Master can access ips.   |
| 0<br>IPS_REQ     | IPS request. The Master requests to access one of the IPS registers. During such access the EIM should not perform any AXI/memory accesses. The EIM finishes the AXI accesses that already starts and asserts the IPS_ACK bit.<br><br>0 No Master requests ips access<br>1 Master requests ips access   |

### 22.9.9 Error Address Register (EIM EAR)

Address: 21B 8000h base + 98h offset = 21B 8098h

## **EIM EAR field descriptions**

| Field      | Description  |
|------------|--|
| Error_ADDR | Error Address. This bit field holds the AXI address of the last access that caused error. This register is read only register. |