

```

    }

    if ( (reg32_read(ASRC_ASRSTR) & ASRSTR_AODFA_MASK) != 0 )
    {

        for (ii=0;ii<2;ii++){

            {

                WORD TempRdOut;

                TempRdOut=reg32_read(ASRC_ASRDOA); // get output data
                TempRdOut=reg32_read(ASRC_ASRDOA); // get output data
                outcnt=outcnt+1;
            }
        }

        if ( (reg32_read(ASRC_ASRSTR) & ASRSTR_AOLE_MASK) != 0 )
        {

            reg32_write(ASRC_ASRSTR,ASRSTR_AOLE_MASK); // clear overloading
errors
        }
    }

    reg32clrbit(ASRC_ASRCTR,0); // disable ASRC
}

```

## 15.7 ASRC Memory Map/Register Definition

All useful registers are listed in the memory map below. The access of undefined registers will behave as normal registers.

All the interface registers are LSB aligned except the input FIFOs and the output FIFOs, and each register has only 24 effective bits.

The input FIFO and output FIFO word alignment can be defined using ASRMCR1{A,B,C} registers in 32-bit interface system.

**ASRC memory map**

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/ page
203_4000	ASRC Control Register (ASRC_ASRCTR)	32	R/W	0000_0000h	<a href="#">15.7.1/650</a>
203_4004	ASRC Interrupt Enable Register (ASRC_ASRIER)	32	R/W	0000_0000h	<a href="#">15.7.2/653</a>
203_400C	ASRC Channel Number Configuration Register (ASRC_ASRCNCR)	32	R/W	0000_0000h	<a href="#">15.7.3/654</a>
203_4010	ASRC Filter Configuration Status Register (ASRC_ASRCFG)	32	R/W	0000_0000h	<a href="#">15.7.4/656</a>
203_4014	ASRC Clock Source Register (ASRC_ASRCCSR)	32	R/W	0000_0000h	<a href="#">15.7.5/658</a>
203_4018	ASRC Clock Divider Register 1 (ASRC_ASRCDR1)	32	R/W	0000_0000h	<a href="#">15.7.6/662</a>
203_401C	ASRC Clock Divider Register 2 (ASRC_ASRCDR2)	32	R/W	0000_0000h	<a href="#">15.7.7/663</a>
203_4020	ASRC Status Register (ASRC_ASRSTR)	32	R	0000_0000h	<a href="#">15.7.8/664</a>
203_4040	ASRC Parameter Register n (ASRC_ASRP Mn1)	32	R/W	0000_0000h	<a href="#">15.7.9/667</a>
203_4044	ASRC Parameter Register n (ASRC_ASRP Mn2)	32	R/W	0000_0000h	<a href="#">15.7.9/667</a>
203_4048	ASRC Parameter Register n (ASRC_ASRP Mn3)	32	R/W	0000_0000h	<a href="#">15.7.9/667</a>
203_404C	ASRC Parameter Register n (ASRC_ASRP Mn4)	32	R/W	0000_0000h	<a href="#">15.7.9/667</a>
203_4050	ASRC Parameter Register n (ASRC_ASRP Mn5)	32	R/W	0000_0000h	<a href="#">15.7.9/667</a>
203_4054	ASRC ASRC Task Queue FIFO Register 1 (ASRC_ASRTFR1)	32	R/W	0000_0000h	<a href="#">15.7.10/668</a>
203_405C	ASRC Channel Counter Register (ASRC_ASRCCR)	32	R/W	0000_0000h	<a href="#">15.7.11/669</a>
203_4060	ASRC Data Input Register for Pair x (ASRC_ASRDIA)	32	W	0000_0000h	<a href="#">15.7.12/670</a>
203_4064	ASRC Data Output Register for Pair x (ASRC_ASRDOA)	32	R	0000_0000h	<a href="#">15.7.13/670</a>
203_4068	ASRC Data Input Register for Pair x (ASRC_ASRDIB)	32	W	0000_0000h	<a href="#">15.7.12/670</a>
203_406C	ASRC Data Output Register for Pair x (ASRC_ASRDOB)	32	R	0000_0000h	<a href="#">15.7.13/670</a>
203_4070	ASRC Data Input Register for Pair x (ASRC_ASRDIC)	32	W	0000_0000h	<a href="#">15.7.12/670</a>
203_4074	ASRC Data Output Register for Pair x (ASRC_ASRDOC)	32	R	0000_0000h	<a href="#">15.7.13/670</a>
203_4080	ASRC Ideal Ratio for Pair A-High Part (ASRC_ASRIDRHA)	32	R/W	0000_0000h	<a href="#">15.7.14/671</a>
203_4084	ASRC Ideal Ratio for Pair A -Low Part (ASRC_ASRIDRLA)	32	R/W	0000_0000h	<a href="#">15.7.15/672</a>
203_4088	ASRC Ideal Ratio for Pair B-High Part (ASRC_ASRIDRHB)	32	R/W	0000_0000h	<a href="#">15.7.16/672</a>
203_408C	ASRC Ideal Ratio for Pair B-Low Part (ASRC_ASRIDRLB)	32	R/W	0000_0000h	<a href="#">15.7.17/673</a>
203_4090	ASRC Ideal Ratio for Pair C-High Part (ASRC_ASRIDRHC)	32	R/W	0000_0000h	<a href="#">15.7.18/673</a>
203_4094	ASRC Ideal Ratio for Pair C-Low Part (ASRC_ASRIDRLC)	32	R/W	0000_0000h	<a href="#">15.7.19/674</a>

*Table continues on the next page...*

**ASRC memory map (continued)**

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
203_4098	ASRC 76kHz Period in terms of ASRC processing clock (ASRC_ASRT6K)	32	R/W	0000_0A47h	<a href="#">15.7.20/ 675</a>
203_409C	ASRC 56kHz Period in terms of ASRC processing clock (ASRC_ASRT56K)	32	R/W	0000_0DF3h	<a href="#">15.7.21/ 676</a>
203_40A0	ASRC Misc Control Register for Pair A (ASRC_ASRMCR0A)	32	R/W	0000_0000h	<a href="#">15.7.22/ 677</a>
203_40A4	ASRC FIFO Status Register for Pair A (ASRC_ASRFSTA)	32	R	0000_0000h	<a href="#">15.7.23/ 679</a>
203_40A8	ASRC Misc Control Register for Pair B (ASRC_ASRMCRB)	32	R/W	0000_0000h	<a href="#">15.7.24/ 680</a>
203_40AC	ASRC FIFO Status Register for Pair B (ASRC_ASRFSTB)	32	R	0000_0000h	<a href="#">15.7.25/ 682</a>
203_40B0	ASRC Misc Control Register for Pair C (ASRC_ASRMCR0C)	32	R/W	0000_0000h	<a href="#">15.7.26/ 683</a>
203_40B4	ASRC FIFO Status Register for Pair C (ASRC_ASRFSTC)	32	R	0000_0000h	<a href="#">15.7.27/ 685</a>
203_40C0	ASRC Misc Control Register 1 for Pair X (ASRC_ASRMCR1A)	32	R/W	0000_0000h	<a href="#">15.7.28/ 686</a>
203_40C4	ASRC Misc Control Register 1 for Pair X (ASRC_ASRMCR1B)	32	R/W	0000_0000h	<a href="#">15.7.28/ 686</a>
203_40C8	ASRC Misc Control Register 1 for Pair X (ASRC_ASRMCR1C)	32	R/W	0000_0000h	<a href="#">15.7.28/ 686</a>

### 15.7.1 ASRC Control Register (ASRC\_ASRCTR)

The ASRC control register (ASRCTR) is a 24-bit read/write register that controls the ASRC operations.

Address: 203\_4000h base + 0h offset = 203\_4000h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R									Reserved				Reserved			
										ATSC	ATSB	ATSA		USRC	IDRC	USRB
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R																
IDRB		USRA	IDRA						Reserved				ASREC	ASREB	ASREA	ASRCEN
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**ASRC\_ASRCTR field descriptions**

Field	Description
31–24 [unimplemented]	This is a 24-bit register the upper byte is unimplemented.  This field is reserved.
23 -	This field is reserved. Reserved. Should be written as zero for compatibility.
22 ATSC	ASRC Pair C Automatic Selection For Processing Options  When this bit is 1, pair C will automatic update its pre-processing and post-processing options (ASRCFG: PREMODC, ASRCFG:POSTMODC see <a href="#">ASRC Misc Control Register 1 for Pair C</a> ) based on the frequencies it detected. To use this option, the two parameter registers(ASR76K and ASR56K) should be set correctly (see <a href="#">ASRC Misc Control Register 1 for Pair C</a> and <a href="#">ASRC Misc Control Register 1 for Pair C</a> ).  When this bit is 0, the user is responsible for choosing the proper processing options for pair C.  This bit should be disabled when {USRC, IDRC}={1,1}.
21 ATSB	ASRC Pair B Automatic Selection For Processing Options  When this bit is 1, pair B will automatic update its pre-processing and post-processing options (ASRCFG: PREMODB, ASRCFG:POSTMODB see <a href="#">ASRC Misc Control Register 1 for Pair C</a> ) based on the frequencies it detected. To use this option, the two parameter registers(ASR76K and ASR56K) should be set correctly (see <a href="#">ASRC Misc Control Register 1 for Pair C</a> and <a href="#">ASRC Misc Control Register 1 for Pair C</a> ).  When this bit is 0, the user is responsible for choosing the proper processing options for pair B.  This bit should be disabled when {USRB, IDRDB}={1,1}.
20 ATSA	ASRC Pair A Automatic Selection For Processing Options  When this bit is 1, pair A will automatic update its pre-processing and post-processing options (ASRCFG: PREMODA, ASRCFG:POSTMODA see <a href="#">ASRC Misc Control Register 1 for Pair C</a> ) based on the frequencies it detected. To use this option, the two parameter registers(ASR76K and ASR56K) should be set correctly (see <a href="#">ASRC Misc Control Register 1 for Pair C</a> and <a href="#">ASRC Misc Control Register 1 for Pair C</a> ).  When this bit is 0, the user is responsible for choosing the proper processing options for pair A.  This bit should be disabled when {USRA, IDRA}={1,1}.
19 -	This field is reserved. Reserved. Should be written as zero for compatibility.
18 USRC	Use Ratio for Pair C  Use ratio as the input to ASRC. This bit is used in conjunction with IDRC control bit.
17 IDRC	Use Ideal Ratio for Pair C  When USRC=0, this bit has no usage.  When USRC=1 and IDRC=0, ASRC internal measured ratio will be used.  When USRC=1 and IDRC=1, the idea ratio from the interface register ASRIDRHC, ASRIDRLC will be used. It is suggested to manually set ASRCFG:POSTMODC, ASRCFG:PREMODC according to <a href="#">Table 15-7</a> in this case.
16 USRB	Use Ratio for Pair B  Use ratio as the input to ASRC. This bit is used in conjunction with IDRDB control bit.
15 IDRB	Use Ideal Ratio for Pair B  When USRB=0, this bit has no usage.  When USRB=1 and IDRDB=0, ASRC internal measured ratio will be used.

*Table continues on the next page...*

**ASRC\_ASRCTR field descriptions (continued)**

Field	Description
	When USRB=1 and IDR=1, the idea ratio from the interface register ASRIDRHB, ASRIDRLB will be used. It is suggested to manually set ASRCFG:POSTMODB, ASRCFG:PREMODB according to <a href="#">Table 15-7</a> in this case.
14 USRA	Use Ratio for Pair A Use ratio as the input to ASRC. This bit is used in conjunction with IDRA control bit.
13 IDRA	Use Ideal Ratio for Pair A When USRA=0, this bit has no usage. When USRA=1 and IDRA=0, ASRC internal measured ratio will be used. When USRA=1 and IDRA=1, the idea ratio from the interface register ASRIDRHA, ASRIDRLA will be used. It is suggested to manually set ASRCFG:POSTMODA, ASRCFG:PREMODA according to <a href="#">Table 15-7</a> in this case.
12–5 -	This field is reserved. Reserved. Should be written as zero for compatibility.
4 SRST	Software Reset This bit is self-clear bit. Once it is been written as 1, it will generate a software reset signal inside ASRC. After 9 cycles of the ASRC processing clock, this reset process will stop, and this bit will be cleared automatically.
3 ASREC	ASRC Enable C Enable the operation of the conversion C of ASRC. When ASREC is cleared, operation of conversion C is disabled.
2 ASREB	ASRC Enable B Enable the operation of the conversion B of ASRC. When ASREB is cleared, operation of conversion B is disabled.
1 ASREA	ASRC Enable A Enable the operation of the conversion A of ASRC. When ASREA is cleared, operation of conversion A is disabled.
0 ASRCEN	ASRC Enable Enable the operation of ASRC.

## 15.7.2 ASRC Interrupt Enable Register (ASRC\_ASRIER)

Address: 203\_4000h base + 4h offset = 203\_4004h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	Reserved								Reserved							
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	Reserved								AFPWE	AOLIE	ADOEC	ADOEB	ADOEA	ADIEC	ADIEB	ADIEA
W									0	0	0	0	0	0	0	0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### ASRC\_ASRIER field descriptions

Field	Description
31–24 [unimplemented]	This is a 24-bit register the upper byte is unimplemented.  This field is reserved.
23–8 -	This field is reserved.  Reserved. Should be written as zero for compatibility.
7 AFPWE	FP in Wait State Interrupt Enable  Enables the FP in wait state interrupt.  1 interrupt enabled 0 interrupt disabled
6 AOLIE	Overload Interrupt Enable  Enables the overload interrupt.  1 interrupt enabled 0 interrupt disabled
5 ADOEC	Data Output C Interrupt Enable  Enables the data output C interrupt.  1 interrupt enabled 0 interrupt disabled
4 ADOEB	Data Output B Interrupt Enable  Enables the data output B interrupt.

Table continues on the next page...

**ASRC\_ASRIER field descriptions (continued)**

Field	Description
	1 interrupt enabled 0 interrupt disabled
3 ADOEA	Data Output A Interrupt Enable Enables the data output A interrupt.  1 interrupt enabled 0 interrupt disabled
2 ADIEC	Data Input C Interrupt Enable Enables the data input C interrupt.  1 interrupt enabled 0 interrupt disabled
1 ADIEB	Data Input B Interrupt Enable Enables the data input B interrupt.  1 interrupt enabled 0 interrupt disabled
0 ADIEA	Data Input A Interrupt Enable Enables the data input A Interrupt.  1 interrupt enabled 0 interrupt disabled

### 15.7.3 ASRC Channel Number Configuration Register (ASRC\_ASRCNCR)

The ASRC channel number configuration register (ASRCNCR) is a 24-bit read/write register that sets the number of channels used by each ASRC conversion pair.

There are 10 channels available for distribution among 3 conversion pairs, they are ordered as 0,1,...,9. The bottom [0, ANCA-1] channels are used for pair A, the top [10-ANCC, 9] channels are used for pair C, and the [ANCA, ANCA+ANCB-1] channels are allocated for pair B. In case that ANCA=0, then the [0, ANCB-1] channels are assigned for pair B.

Address: 203\_4000h base + Ch offset = 203\_400Ch

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	Reserved				Reserved								ANCC				ANCB				ANCA											
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

**ASRC\_ASRCNCR field descriptions**

Field	Description
31–24 [unimplemented]	This is a 24-bit register the upper byte is unimplemented.  This field is reserved.
23–12 -	This field is reserved. Reserved. Should be written as zero for compatibility.
11–8 ANCC	Number of C Channels <sup>1</sup>  0000 0 channels in C (Pair C is disabled) 0001 1 channel in C 0010 2 channels in C 0011 3 channels in C 0100 4 channels in C 0101 5 channels in C 0110 6 channels in C 0111 7 channels in C 1000 8 channels in C 1001 9 channels in C 1010 10 channels in C 1011-1111 Should not be used.
7–4 ANCB	Number of B Channels  0000 0 channels in B (Pair B is disabled) 0001 1 channel in B 0010 2 channels in B 0011 3 channels in B 0100 4 channels in B 0101 5 channels in B 0110 6 channels in B 0111 7 channels in B 1000 8 channels in B 1001 9 channels in B 1010 10 channels in B 1011-1111 Should not be used.
ANCA	Number of A Channels  0000 0 channels in A (Pair A is disabled) 0001 1 channel in A 0010 2 channels in A 0011 3 channels in A 0100 4 channels in A 0101 5 channels in A 0110 6 channels in A 0111 7 channels in A 1000 8 channels in A 1001 9 channels in A 1010 10 channels in A 1011-1111 Should not be used.

## ASRC Memory Map/Register Definition

1. ANCC+ANCB+ANCA<=10. Hardware is not checking the constraint. Programmer should take the responsibility to ensure the constraint is satisfied.

### 15.7.4 ASRC Filter Configuration Status Register (ASRC\_ASRCFG)

The ASRC configuration status register (ASRCFG) is a 24-bit read/write register that sets and/or automatically senses the ASRC operations.

Address: 203\_4000h base + 10h offset = 203\_4010h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R									INIRQC	INIRQB	INIRQA					
W												NDPRC	NDPRB	NDPRA		POSTMODC[1-0]
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	PREMDC[1-0]		POSTMODB[1-0]		PREMDB[1-0]		POSTMODA[1-0]		PREMDA[1-0]							Reserved
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**ASRC\_ASRCFG field descriptions**

Field	Description
31–24 [unimplemented]	This is a 24-bit register the upper byte is unimplemented.  This field is reserved.
23 INIRQC	Initialization for Conversion Pair C is served  When this bit is 1, it means the initialization for conversion pair C is served. This bit is cleared by disabling the ASRC conversion pair (ASRCTR:ASREC=0 or ASRCTR:ASRCEN=0).
22 INIRQB	Initialization for Conversion Pair B is served  When this bit is 1, it means the initialization for conversion pair B is served. This bit is cleared by disabling the ASRC conversion pair (ASRCTR:ASREB=0 or ASRCTR:ASRCEN=0).
21 INIRQA	Initialization for Conversion Pair A is served  When this bit is 1, it means the initialization for conversion pair A is served. This bit is cleared by disabling the ASRC conversion pair (ASRCTR:ASREA=0 or ASRCTR:ASRCEN=0).
20 NDPRC	Not Use Default Parameters for RAM-stored Parameters For Conversion Pair C  0 Use default parameters for RAM-stored parameters. Override any parameters already in RAM. 1 Don't use default parameters for RAM-stored parameters. Use the parameters already stored in RAM.
19 NDPRB	Not Use Default Parameters for RAM-stored Parameters For Conversion Pair B  0 Use default parameters for RAM-stored parameters. Override any parameters already in RAM. 1 Don't use default parameters for RAM-stored parameter. Use the parameters already stored in RAM.
18 NDPRA	Not Use Default Parameters for RAM-stored Parameters For Conversion Pair A  0 Use default parameters for RAM-stored parameters. Override any parameters already in RAM. 1 Don't use default parameters for RAM-stored parameters. Use the parameters already stored in RAM.
17–16 POSTMODC[1-0]	Post-Processing Configuration for Conversion Pair C  These bits will be read/write by user if ASRCTR:ATSC=0, and can also be automatically updated by the ASRC internal logic if ASRCTR:ATSC=1 (see <a href="#">ASRC Misc Control Register 1 for Pair C</a> ). These bits set the selection of the post-processing configuration.  00 Select Upsampling-by-2 as defined in Signal Processing Flow. 01 Select Direct-Connection as defined in Signal Processing Flow. 10 Select Downsampling-by-2 as defined in Signal Processing Flow.
15–14 PREMODC[1-0]	Pre-Processing Configuration for Conversion Pair C  These bits will be read/write by user if ASRCTR:ATSC=0, and can also be automatically updated by the ASRC internal logic if ASRCTR:ATSC=1 (see <a href="#">ASRC Misc Control Register 1 for Pair C</a> ). These bits set the selection of the pre-processing configuration.  00 Select Upsampling-by-2 as defined in <a href="#">Signal processing flow</a> 01 Select Direct-Connection as defined in <a href="#">Signal processing flow</a> 10 Select Downsampling-by-2 as defined in <a href="#">Signal processing flow</a> 11 Select passthrough mode. In this case, POSTMODC[1-0] have no use.
13–12 POSTMODB[1-0]	Post-Processing Configuration for Conversion Pair B  These bits will be read/write by user if ASRCTR:ATSB=0, and can also be automatically updated by the ASRC internal logic if ASRCTR:ATSB=1 (see <a href="#">ASRC Misc Control Register 1 for Pair C</a> ). These bits set the selection of the post-processing configuration.

*Table continues on the next page...*

**ASRC\_ASRCFG field descriptions (continued)**

Field	Description
	00 Select Upsampling-by-2 as defined in <a href="#">Signal processing flow</a> 01 Select Direct-Connection as defined in <a href="#">Signal processing flow</a> 10 Select Downsampling-by-2 as defined in <a href="#">Signal processing flow</a>
11–10 PREMODB[1-0]	Pre-Processing Configuration for Conversion Pair B  These bits will be read/write by user if ASRCTR:ATSB=0, and can also be automatically updated by the ASRC internal logic if ASRCTR:ATSB=1 (see <a href="#">ASRC Misc Control Register 1 for Pair C</a> ). These bits set the selection of the pre-processing configuration.  00 Select Upsampling-by-2 as defined in <a href="#">Signal processing flow</a> 01 Select Direct-Connection as defined in <a href="#">Signal processing flow</a> 10 Select Downsampling-by-2 as defined in <a href="#">Signal processing flow</a> 11 Select passthrough mode. In this case, POSTMODB[1-0] have no use.
9–8 POSTMODA[1-0]	Post-Processing Configuration for Conversion Pair A  These bits will be read/write by user if ASRCTR:ATSA=0, and can also be automatically updated by the ASRC internal logic if ASRCTR:ATSA=1 (see <a href="#">ASRC Misc Control Register 1 for Pair C</a> ). These bits set the selection of the post-processing configuration.  00 Select Upsampling-by-2 as defined in <a href="#">Signal processing flow</a> 01 Select Direct-Connection as defined in <a href="#">Signal processing flow</a> 10 Select Downsampling-by-2 as defined in <a href="#">Signal processing flow</a>
7–6 PREMODA[1-0]	Pre-Processing Configuration for Conversion Pair A  These bits will be read/write by user if ASRCTR:ATSA=0, and can also be automatically updated by the ASRC internal logic if ASRCTR:ATSA=1 (see <a href="#">ASRC Misc Control Register 1 for Pair C</a> ). These bits set the selection of the pre-processing configuration.  00 Select Upsampling-by-2 as defined in <a href="#">Signal processing flow</a> 01 Select Direct-Connection as defined in <a href="#">Signal processing flow</a> 10 Select Downsampling-by-2 as defined in <a href="#">Signal processing flow</a> 11 Select passthrough mode. In this case, POSTMODA[1-0] have no use.
-	This field is reserved. Reserved. Should be written as zero for compatibility.

**15.7.5 ASRC Clock Source Register (ASRC\_ASRCCSR)**

The ASRC clock source register (ASRCCSR) is a 24-bit read/write register that controls the sources of the input and output clocks of the ASRC.

The clock connections are shown in [ASRC Misc Control Register 1 for Pair C](#), also shown in [Figure 1](#) :

**Table 15-14. Bit Clock Definitions**

Bit Clk Name	Definitions
0	ESAI RX clock
1	SSI-1 RX clock

*Table continues on the next page...*

**Table 15-14. Bit Clock Definitions (continued)**

Bit Clk Name	Definitions
2	SSI-2 RX clock
3	SSI-3 RX clock
4	SPDIF RX clock
5	MLB Bit clock
6	bit clock 6 should connect to one of the three pads: KEY_ROW3,GPIO_0,GPIO_18, which is configured by register IOMUXC_ASRC_ASRCK_CLOCK_6_SELECT_INPUT
7	tied to zero
8	ESAI TX clock
9	SSI-1 TX clock
a	SSI-2 TX clock
b	SSI-3 TX clock
c	SPDIF TX clock
d	bit clock d is configured by spdif1_clk_pred and spdif1_clk_podf in CCM_CDCDR, but it is better to describe it also in CCM spec.

Address: 203\_4000h base + 14h offset = 203\_4014h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	Reserved				AOCSC	AOCSB		AOCSA		AICSC		AICSB		AICSA																		
W	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		

**ASRC\_ASRCSR field descriptions**

Field	Description																														
31–24 [unimplemented]	This is a 24-bit register the upper byte is unimplemented.  This field is reserved.																														
23–20 AOCSC	<b>Output Clock Source C</b>  <table> <tbody> <tr><td>0000</td><td>bit clock 0</td></tr> <tr><td>0001</td><td>bit clock 1</td></tr> <tr><td>0010</td><td>bit clock 2</td></tr> <tr><td>0011</td><td>bit clock 3</td></tr> <tr><td>0100</td><td>bit clock 4</td></tr> <tr><td>0101</td><td>bit clock 5</td></tr> <tr><td>0110</td><td>bit clock 6</td></tr> <tr><td>0111</td><td>bit clock 7</td></tr> <tr><td>1000</td><td>bit clock 8</td></tr> <tr><td>1001</td><td>bit clock 9</td></tr> <tr><td>1010</td><td>bit clock A</td></tr> <tr><td>1011</td><td>bit clock B</td></tr> <tr><td>1100</td><td>bit clock C</td></tr> <tr><td>1101</td><td>bit clock D</td></tr> <tr><td>1110</td><td>bit clock E</td></tr> </tbody> </table>	0000	bit clock 0	0001	bit clock 1	0010	bit clock 2	0011	bit clock 3	0100	bit clock 4	0101	bit clock 5	0110	bit clock 6	0111	bit clock 7	1000	bit clock 8	1001	bit clock 9	1010	bit clock A	1011	bit clock B	1100	bit clock C	1101	bit clock D	1110	bit clock E
0000	bit clock 0																														
0001	bit clock 1																														
0010	bit clock 2																														
0011	bit clock 3																														
0100	bit clock 4																														
0101	bit clock 5																														
0110	bit clock 6																														
0111	bit clock 7																														
1000	bit clock 8																														
1001	bit clock 9																														
1010	bit clock A																														
1011	bit clock B																														
1100	bit clock C																														
1101	bit clock D																														
1110	bit clock E																														

Table continues on the next page...

**ASRC\_ASRCSR field descriptions (continued)**

Field	Description
	1111      clock disabled, connected to zero any other value bit clock 0
19–16 AOCSB	<b>Output Clock Source B</b> 0000      bit clock 0 0001      bit clock 1 0010      bit clock 2 0011      bit clock 3 0100      bit clock 4 0101      bit clock 5 0110      bit clock 6 0111      bit clock 7 1000      bit clock 8 1001      bit clock 9 1010      bit clock A 1011      bit clock B 1100      bit clock C 1101      bit clock D 1110      bit clock E 1111      clock disabled, connected to zero any other value bit clock 0
15–12 AOCSA	<b>Output Clock Source A</b> 0000      bit clock 0 0001      bit clock 1 0010      bit clock 2 0011      bit clock 3 0100      bit clock 4 0101      bit clock 5 0110      bit clock 6 0111      bit clock 7 1000      bit clock 8 1001      bit clock 9 1010      bit clock A 1011      bit clock B 1100      bit clock C 1101      bit clock D 1110      bit clock E 1111      clock disabled, connected to zero any other value bit clock 0
11–8 AICSC	<b>Input Clock Source C</b> 0000      bit clock 0 0001      bit clock 1 0010      bit clock 2 0011      bit clock 3 0100      bit clock 4

*Table continues on the next page...*

**ASRC\_ASRCCSR field descriptions (continued)**

Field	Description	
	0101	bit clock 5
	0110	bit clock 6
	0111	bit clock 7
	1000	bit clock 8
	1001	bit clock 9
	1010	bit clock A
	1011	bit clock B
	1100	bit clock C
	1101	bit clock D
	1110	bit clock E
	1111	clock disabled, connected to zero
	any other value bit clock 0	
7–4 AICSB	<b>Input Clock Source B</b>	
	0000	bit clock 0
	0001	bit clock 1
	0010	bit clock 2
	0011	bit clock 3
	0100	bit clock 4
	0101	bit clock 5
	0110	bit clock 6
	0111	bit clock 7
	1000	bit clock 8
	1001	bit clock 9
	1010	bit clock A
	1011	bit clock B
	1100	bit clock C
	1101	bit clock D
	1110	bit clock E
	1111	clock disabled, connected to zero
	any other value bit clock 0	
AICSA	<b>Input Clock Source A</b>	
	0000	bit clock 0
	0001	bit clock 1
	0010	bit clock 2
	0011	bit clock 3
	0100	bit clock 4
	0101	bit clock 5
	0110	bit clock 6
	0111	bit clock 7
	1000	bit clock 8
	1001	bit clock 9
	1010	bit clock A
	1011	bit clock B
	1100	bit clock C
	1101	bit clock D

*Table continues on the next page...*

**ASRC\_ASRCCSR field descriptions (continued)**

Field	Description
	1110 bit clock E 1111 clock disabled, connected to zero any other value bit clock 0

**15.7.6 ASRC Clock Divider Register 1 (ASRC\_ASRCDR1)**

The ASRC clock divider register (ASRCDR1) is a 24-bit read/write register that controls the division factors of the ASRC input and output clock sources.

Address: 203\_4000h base + 18h offset = 203\_4018h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	Reserved					AOCDB	AOCPB	AOCDA	AOCPA	AICDB	AICPB	AICDA	AICPA																			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

**ASRC\_ASRCDR1 field descriptions**

Field	Description
31–24 [unimplemented]	This is a 24-bit register the upper byte is unimplemented. This field is reserved.
23–21 AOCDB	Output Clock Divider B Specify the divide ratio of the output clock divider B. The divide ratio may range from 1 to 8 (AOCDB[2:0] = 000 to 111).
20–18 AOCPB	Output Clock Prescaler B Specify the prescaling factor of the output prescaler B. The prescaling ratio may be any power of 2 from 1 to 128.
17–15 AOCDA	Output Clock Divider A Specify the divide ratio of the output clock divider A. The divide ratio may range from 1 to 8 (AOCDA[2:0] = 000 to 111).
14–12 AOCPA	Output Clock Prescaler A Specify the prescaling factor of the output prescaler A. The prescaling ratio may be any power of 2 from 1 to 128.
11–9 AICDB	Input Clock Divider B Specify the divide ratio of the input clock divider B. The divide ratio may range from 1 to 8 (AICDB[2:0] = 000 to 111).
8–6 AICPB	Input Clock Prescaler B Specify the prescaling factor of the input prescaler B. The prescaling ratio may be any power of 2 from 1 to 128.
5–3 AICDA	Input Clock Divider A

*Table continues on the next page...*

**ASRC\_ASRCDR1 field descriptions (continued)**

Field	Description
	Specify the divide ratio of the input clock divider A. The divide ratio may range from 1 to 8 (AICDA[2:0] = 000 to 111).
AICPA	Input Clock Prescaler A Specify the prescaling factor of the input prescaler A. The prescaling ratio may be any power of 2 from 1 to 128.

**15.7.7 ASRC Clock Divider Register 2 (ASRC\_ASRCDR2)**

The ASRC clock divider register (ASRCDR2) is a 24-bit read/write register that controls the division factors of the ASRC input and output clock sources.

Address: 203\_4000h base + 1Ch offset = 203\_401Ch

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R																																
W																																

Reset 0

**ASRC\_ASRCDR2 field descriptions**

Field	Description
31–24 [unimplemented]	This is a 24-bit register the upper byte is unimplemented. This field is reserved.
23–12 -	This field is reserved. Reserved. Should be written as zero for compatibility.
11–9 AOCDC	Output Clock Divider C Specify the divide ratio of the output clock divider C. The divide ratio may range from 1 to 8 (AOCDC[2:0] = 000 to 111).
8–6 AOCPC	Output Clock Prescaler C Specify the prescaling factor of the output prescaler C. The prescaling ratio may be any power of 2 from 1 to 128.
5–3 AICDC	Input Clock Divider C Specify the divide ratio of the input clock divider C. The divide ratio may range from 1 to 8 (AICDC[2:0] = 000 to 111).
AICPC	Input Clock Prescaler C Specify the prescaling factor of the input prescaler C. The prescaling ratio may be any power of 2 from 1 to 128.

## 15.7.8 ASRC Status Register (ASRC\_ASRSTR)

The ASRC status register (ASRSTR) is a 24-bit read-write register used by the processor core to examine the status of the ASRC block and clear the overload interrupt request and AOLE flag bit. Read the status register will return the current state of ASRC.

Address: 203\_4000h base + 20h offset = 203\_4020h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R											DSLCNT					
	Reserved								Reserved							
W											ATQOL					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	AIOLB	AIOLA	AODOC	ADOB	AODOA	AIDUC	AIDUB	AIDUA	FPWT	AOLE	AODFC	AODFB	AODFA	AIDEC	AIDEB	AIDEA
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**ASRC\_ASRSTR field descriptions**

Field	Description
31–24 [unimplemented]	This is a 24-bit register the upper byte is unimplemented. This field is reserved.

*Table continues on the next page...*

**ASRC\_ASRSTR field descriptions (continued)**

Field	Description
23–22 -	This field is reserved. Reserved. Should be written as zero for compatibility.
21 DSL_CNT	DSL Counter Input to FIFO ready When set, this bit indicates that new DSL counter information is stored in the internal ASRC FIFO. When clear, this bit indicates that new DSL counter information is in the process of storage into the internal ASRC FIFO. When ASRIER:AFPWE=1, the rising edge of this signal will propose an interrupt request. Writing any value with this bit set will clear the interrupt request proposed by the rising edge of this bit.
20 ATQOL	Task Queue FIFO overload When set, this bit indicates that task queue FIFO logic is overloaded. This may help to check the reason why overload interrupt happens. The bit is cleared when writing ASRSTR:AOLE as 1.
19 AOOLC	Pair C Output Task Overload When set, this bit indicates that pair C output task is overloaded. This may help to check the reason why overload interrupt happens. The bit is cleared when writing ASRSTR:AOLE as 1.
18 AOOLB	Pair B Output Task Overload When set, this bit indicates that pair B output task is overloaded. This may help to check the reason why overload interrupt happens. The bit is cleared when writing ASRSTR:AOLE as 1.
17 AOOLA	Pair A Output Task Overload When set, this bit indicates that pair A output task is overloaded. This may help to check the reason why overload interrupt happens. The bit is cleared when writing ASRSTR:AOLE as 1.
16 AIOLC	Pair C Input Task Overload When set, this bit indicates that pair C input task is overloaded. This may help to check the reason why overload interrupt happens. The bit is cleared when writing ASRSTR:AOLE as 1.
15 AIOLB	Pair B Input Task Overload When set, this bit indicates that pair B input task is overloaded. This may help to check the reason why overload interrupt happens. The bit is cleared when writing ASRSTR:AOLE as 1.
14 AIOLA	Pair A Input Task Overload When set, this bit indicates that pair A input task is overloaded. This may help to check the reason why overload interrupt happens. The bit is cleared when writing ASRSTR:AOLE as 1.
13 AODOC	Output Data Buffer C has overflowed When set, this bit indicates that output data buffer C has overflowed. When clear, this bit indicates that output data buffer C has not overflowed The bit is cleared when writing ASRSTR:AOLE as 1.
12 AODOB	Output Data Buffer B has overflowed

*Table continues on the next page...*

**ASRC\_ASRSTR field descriptions (continued)**

Field	Description
	<p>When set, this bit indicates that output data buffer B has overflowed. When clear, this bit indicates that output data buffer B has not overflowed</p> <p>The bit is cleared when writing ASRSTR:AOLE as 1.</p>
11 AODOA	<p>Output Data Buffer A has overflowed</p> <p>When set, this bit indicates that output data buffer A has overflowed. When clear, this bit indicates that output data buffer A has not overflowed</p> <p>The bit is cleared when writing ASRSTR:AOLE as 1.</p>
10 AIDUC	<p>Input Data Buffer C has underflowed</p> <p>When set, this bit indicates that input data buffer C has underflowed.</p> <p>When clear, this bit indicates that input data buffer C has not underflowed.</p> <p>The bit is cleared when writing ASRSTR:AOLE as 1.</p>
9 AIDUB	<p>Input Data Buffer B has underflowed</p> <p>When set, this bit indicates that input data buffer B has underflowed.</p> <p>When clear, this bit indicates that input data buffer B has not underflowed.</p> <p>The bit is cleared when writing ASRSTR:AOLE as 1.</p>
8 AIDUA	<p>Input Data Buffer A has underflowed</p> <p>When set, this bit indicates that input data buffer A has underflowed.</p> <p>When clear, this bit indicates that input data buffer A has not underflowed.</p> <p>The bit is cleared when writing ASRSTR:AOLE as 1.</p>
7 FPWT	<p>FP is in wait states</p> <p>This bit is for debug only.</p> <p>When set, this bit indicates that ASRC is in wait states.</p> <p>When clear, this bit indicates that ASRC is not in wait states.</p>
6 AOLE	<p>Overload Error Flag</p> <p>When set, this bit indicates that the task rate is too high for the ASRC to handle. The reasons for overload may be:</p> <ul style="list-style-type: none"> <li>- too high input clock frequency,</li> <li>- too high output clock frequency,</li> <li>- incorrect selection of the pre-filter,</li> <li>- low ASRC processing clock,</li> <li>- too many channels,</li> <li>- underrun,</li> <li>- or any combination of the reasons above.</li> </ul> <p>Since the ASRC uses the same hardware resources to perform various tasks, the real reason for the overload is not straight forward, and it should be carefully analyzed by the programmer.</p> <p>If ASRIER:AOLIE=1, an interrupt will be proposed when this bit is set.</p> <p>Write any value with this bit set as one into the status register will clear this bit and the interrupt request proposed by this bit.</p>
5 AODFC	Number of data in Output Data Buffer C is greater than threshold

*Table continues on the next page...*

**ASRC\_ASRSTR field descriptions (continued)**

Field	Description
	When set, this bit indicates that number of data already existing in ASRDORC is greater than threshold and the processor can read data from ASRDORC. When AODFC is set, the ASRC generates data output C interrupt request to the processor, if enabled (that is, ASRIER:ADOEC = 1). A DMA request is always generated when the AODFC bit is set, but a DMA transfer takes place only if a DMA channel is active and triggered by this event.
4 AODFB	Number of data in Output Data Buffer B is greater than threshold  When set, this bit indicates that number of data already existing in ASRDORB is greater than threshold and the processor can read data from ASRDORB. When AODFB is set, the ASRC generates data output B interrupt request to the processor, if enabled (that is, ASRIER:ADOEB = 1). A DMA request is always generated when the AODFB bit is set, but a DMA transfer takes place only if a DMA channel is active and triggered by this event.
3 AODFA	Number of data in Output Data Buffer A is greater than threshold  When set, this bit indicates that number of data already existing in ASRDORA is greater than threshold and the processor can read data from ASRDORA. When AODFA is set, the ASRC generates data output A interrupt request to the processor, if enabled (that is, ASRIER:ADOEA = 1). A DMA request is always generated when the AODFA bit is set, but a DMA transfer takes place only if a DMA channel is active and triggered by this event.
2 AIDEC	Number of data in Input Data Buffer C is less than threshold  When set, this bit indicates that number of data still available in ASRDIRC is less than threshold and the processor can write data to ASRDIRC. When AIDEC is set, the ASRC generates data input C interrupt request to the processor, if enabled (that is, ASRIER:ADIEC = 1). A DMA request is always generated when the AIDEC bit is set, but a DMA transfer takes place only if a DMA channel is active and triggered by this event.
1 AIDEB	Number of data in Input Data Buffer B is less than threshold  When set, this bit indicates that number of data still available in ASRDIRB is less than threshold and the processor can write data to ASRDIRB. When AIDEB is set, the ASRC generates data input B interrupt request to the processor, if enabled (that is, ASRIER:ADIEB = 1). A DMA request is always generated when the AIDEB bit is set, but a DMA transfer takes place only if a DMA channel is active and triggered by this event.
0 AIDEA	Number of data in Input Data Buffer A is less than threshold  When set, this bit indicates that number of data still available in ASRDIRA is less than threshold and the processor can write data to ASRDIRA. When AIDEA is set, the ASRC generates data input A interrupt request to the processor, if enabled (that is, ASRIER:ADIEA = 1). A DMA request is always generated when the AIDEA bit is set, but a DMA transfer takes place only if a DMA channel is active and triggered by this event.

**15.7.9 ASRC Parameter Register n (ASRC\_ASRPMnn)**

Parameter registers determine the performance of ASRC.

The parameter registers must be initialized by software before ASRC is enabled.

Recommended values are given in [ASRC Misc Control Register 1 for Pair C](#) below,

**Table 15-21. ASRC Parameter Registers (ASRPM1~ASRPM5)**

Register	Offset	Access	Reset Value	Recommend Value
asrcpm1	0x40	R/W	0x00_0000	0x7fffff
asrcpm2	0x44	R/W	0x00_0000	0x255555
asrcpm3	0x48	R/W	0x00_0000	0xff7280
asrcpm4	0x4C	R/W	0x00_0000	0xff7280
asrcpm5	0x50	R/W	0x00_0000	0xff7280

Address: 203\_4000h base + 40h offset + (4d × i), where i=0d to 4d

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R																																
W																																

Reset 0

**ASRC\_ASRPMnn field descriptions**

Field	Description
31–24 [unimplemented]	This is a 24-bit register the upper byte is unimplemented.  This field is reserved.
PARAMETER_VALUE	See recommended values table.

**15.7.10 ASRC ASRC Task Queue FIFO Register 1 (ASRC\_ASRTFR1)**

The register defines and shows the parameters for ASRC inner task queue FIFOs.

Address: 203\_4000h base + 54h offset = 203\_4054h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R																																
W																																

Reset 0

**ASRC\_ASRTFR1 field descriptions**

Field	Description
31–24 [unimplemented]	This is a 24-bit register the upper byte is unimplemented.  This field is reserved.
23–20 -	This field is reserved. Reserved. Should be written as zero for compatibility.

*Table continues on the next page...*

**ASRC\_ASRTFRR1 field descriptions (continued)**

Field	Description
19–13 TF_FILL	Current number of entries in task queue FIFO.
12–6 TF_BASE	Base address for task queue FIFO. Set to 0x7C.
-	This field is reserved. Reserved. Should be written as zero for compatibility.

**15.7.11 ASRC Channel Counter Register (ASRC\_ASRCCR)**

The ASRC channel counter register (ASRCCR) is a 24-bit read/write register that sets and reflects the current specific input/output FIFO being accessed through shared peripheral bus for each ASRC conversion pair.

Address: 203\_4000h base + 5Ch offset = 203\_405Ch

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	Reserved					ACOC		ACOB		ACOA		ACIC		ACIB		ACIA																
W	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		

**ASRC\_ASRCCR field descriptions**

Field	Description
31–24 [unimplemented]	This is a 24-bit register the upper byte is unimplemented. This field is reserved.
23–20 ACOC	The channel counter for Pair C's output FIFO These bits stand for the current channel being accessed through shared peripheral bus for Pair C's output FIFO's usage. The value can be any value between [0, ANCC-1]
19–16 ACOB	The channel counter for Pair B's output FIFO These bits stand for the current channel being accessed through shared peripheral bus for Pair B's output FIFO's usage. The value can be any value between [0, ANCB-1]
15–12 ACOA	The channel counter for Pair A's output FIFO These bits stand for the current channel being accessed through shared peripheral bus for Pair A's output FIFO's usage. The value can be any value between [0, ANCA-1]
11–8 ACIC	The channel counter for Pair C's input FIFO These bits stand for the current channel being accessed through shared peripheral bus for Pair C's input FIFO's usage. The value can be any value between [0, ANCC-1]
7–4 ACIB	The channel counter for Pair B's input FIFO These bits stand for the current channel being accessed through shared peripheral bus for Pair B's input FIFO's usage. The value can be any value between [0, ANCB-1]
ACIA	The channel counter for Pair A's input FIFO

*Table continues on the next page...*

**ASRC\_ASRCCR field descriptions (continued)**

Field	Description
	These bits stand for the current channel being accessed through shared peripheral bus for Pair A's input FIFO's usage. The value can be any value between [0, ANCA-1]

**15.7.12 ASRC Data Input Register for Pair x (ASRC\_ASRDIn)**

These registers are the interface registers for the audio data input of pair A,B,C respectively. They are backed by FIFOs.

Address: 203\_4000h base + 60h offset + (8d × i), where i=0d to 2d

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	Reserved																															
W									DATA																							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		

**ASRC\_ASRDIn field descriptions**

Field	Description
31–24 [unimplemented]	This is a 24-bit register the upper byte is unimplemented.  This field is reserved.
DATA	Audio data input

**15.7.13 ASRC Data Output Register for Pair x (ASRC\_ASRDOn)**

These registers are the interface registers for the audio data output of pair A,B,C respectively. They are backed by FIFOs.

Address: 203\_4000h base + 64h offset + (8d × i), where i=0d to 2d

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	Reserved								DATA																							
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		

**ASRC\_ASRDO<sub>n</sub> field descriptions**

Field	Description
31–24 [unimplemented]	This is a 24-bit register the upper byte is unimplemented.  This field is reserved.
DATA	Audio data output

**15.7.14 ASRC Ideal Ratio for Pair A-High Part  
(ASRC\_ASRIDRHA)**

The ideal ratio registers (ASRIDRHA, ASRIDRLA) hold the ratio value IDRATIOA.  $IDRATIOA = F_{S_{inA}}/F_{S_{outA}} = T_{S_{outA}}/T_{S_{inA}}$  is a 32-bit fixed point value with 26 fractional bits. This value is only useful when ASRCTR:{USRA, IDRA}=2'b11.

Address: 203\_4000h base + 80h offset = 203\_4080h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	Reserved												Reserved												IDRATIOA[31:24]							
W	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

**ASRC\_ASRIDRHA field descriptions**

Field	Description
31–24 [unimplemented]	This is a 24-bit register the upper byte is unimplemented.  This field is reserved.
23–8 -	This field is reserved. Reserved
IDRATIOA[31:24]	IDRATIOA[31:24]. High part of ideal ratio value for pair A

### 15.7.15 ASRC Ideal Ratio for Pair A -Low Part (ASRC\_ASRIDRLA)

The ideal ratio registers (ASRIDRHA, ASRIDRLA) hold the ratio value IDRATIOA.  
 $IDRATIOA = F_{S_{inA}}/F_{S_{outA}} = T_{S_{outA}}/T_{S_{inA}}$  is a 32-bit fixed point value with 26 fractional bits. This value is only useful when ASRCTR:{USRA, IDRA}=2'b11.

Address: 203\_4000h base + 84h offset = 203\_4084h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
W	Reserved																									IDRATIOA[23:0]						
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

#### ASRC\_ASRIDRLA field descriptions

Field	Description
31–24 [unimplemented]	This is a 24-bit register the upper byte is unimplemented.  This field is reserved.
IDRATIOA[23:0]	IDRATIOA[23:0]. Low part of ideal ratio value for pair A

### 15.7.16 ASRC Ideal Ratio for Pair B-High Part (ASRC\_ASRIDRHB)

The ideal ratio registers (ASRIDRHB, ASRIDRLB) hold the ratio value IDRATIOB.  
 $IDRATIOB = F_{S_{inB}}/F_{S_{outB}} = T_{S_{outB}}/T_{S_{inB}}$  is a 32-bit fixed point value with 26 fractional bits. This value is only useful when ASRCTR:{USRB, IDRIB}=2'b11.

Address: 203\_4000h base + 88h offset = 203\_4088h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
W	Reserved								Reserved																IDRATIOB[31:24]							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

#### ASRC\_ASRIDRHB field descriptions

Field	Description
31–24 [unimplemented]	This is a 24-bit register the upper byte is unimplemented.  This field is reserved.

*Table continues on the next page...*

## **ASRC\_ASRIDRHB field descriptions (continued)**

Field	Description
23–8 - Reserved	This field is reserved. Reserved
IDRATIOB[31:24]	IDRATIOB[31:24]. High part of ideal ratio value for pair B.

### 15.7.17 ASRC Ideal Ratio for Pair B-Low Part (ASRC\_ASRIDRLB)

The ideal ratio registers (ASRIDRHB, ASRIDRLB) hold the ratio value IDRATIOB.  $IDRATIOB = F_{S_{inB}}/F_{S_{outB}} = T_{S_{outB}}/T_{S_{inB}}$  is a 32-bit fixed point value with 26 fractional bits. This value is only useful when ASRCTR:{USRB, IDRBB} = 2'b11.

Address: 203\_4000h base + 8Ch offset = 203\_408Ch

## ASRC ASRIDRLB field descriptions

Field	Description
31–24 [unimplemented]	<p>This is a 24-bit register the upper byte is unimplemented.</p> <p>This field is reserved.</p>
IDRATIOB[23:0]	IDRATIOB[23:0]. Low part of ideal ratio value for pair B.

### **15.7.18 ASRC Ideal Ratio for Pair C-High Part (ASRC\_ASRIDRHC)**

The ideal ratio registers (ASRIDRHC, ASRIDRLC) hold the ratio value IDRATIOC.  $IDRATIOC = F_{S_{inC}}/F_{S_{outC}} = T_{S_{outC}}/T_{S_{inC}}$  is a 32-bit fixed point value with 26 fractional bits. This value is only useful when ASRCTR:{USRC, IDRC}=2'b11.

Address: 203 4000h base + 90h offset = 203 4090h

# ASRC\_ASRIDRHC field descriptions

Field	Description
31–24 [unimplemented]	This is a 24-bit register the upper byte is unimplemented.
-	This field is reserved.
23–8 -	This field is reserved. Reserved
IDRATIOC[31:24]	IDRATIOC[31:24]. High part of ideal ratio value for pair C.

### 15.7.19 ASRC Ideal Ratio for Pair C-Low Part (ASRC\_ASRIDRLC)

The ideal ratio registers (ASRIDRHC, ASRIDRLC) hold the ratio value IDRATIOC.  $IDRATIOC = F_{S_{inC}}/F_{S_{outC}} = T_{S_{outC}}/T_{S_{inC}}$  is a 32-bit fixed point value with 26 fractional bits. This value is only useful when ASRCTR:{USRC, IDRC}=2'b11.

Address: 203 4000h base + 94h offset = 203 4094h

## ASRC ASRIDRLC field descriptions

Field	Description
31–24 [unimplemented]	<p>This is a 24-bit register the upper byte is unimplemented.</p> <p>This field is reserved.</p>
IDRATIOC[23:0]	IDRATIOC[23:0]. Low part of ideal ratio value for pair C.

### 15.7.20 ASRC 76kHz Period in terms of ASRC processing clock (ASRC\_ASR76K)

The register (ASR76K) holds the period of the 76kHz sampling clock in terms of the ASRC processing clock with frequency  $F_{\text{ASRC}}$ .  $\text{ASR76K} = F_{\text{ASRC}}/F_{\text{76k}}$ . Reset value is 0x0A47 which assumes that  $F_{\text{ASRC}}=200\text{MHz}$ . This register is used to help the ASRC internal logic to decide the pre-processing and the post-processing options automatically (see [ASRC Misc Control Register 1 for Pair C](#) and [ASRC Misc Control Register 1 for Pair C](#)). In a system when  $F_{\text{ASRC}}=133\text{MHz}$ , the value should be assigned explicitly as 0x06D6 in user application code.

Address: 203\_4000h base + 98h offset = 203\_4098h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	Reserved								Reserved								ASR76K															
W																																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	0	0	1	1	1	

#### ASRC\_ASR76K field descriptions

Field	Description
31–24 [unimplemented]	This is a 24-bit register the upper byte is unimplemented.  This field is reserved.
23–17 -	This field is reserved. Reserved
ASR76K	Value for the period of the 76kHz sampling clock.

### 15.7.21 ASRC 56kHz Period in terms of ASRC processing clock (ASRC\_ASR56K)

The register (ASR56K) holds the period of the 56kHz sampling clock in terms of the ASRC processing clock with frequency  $F_{\text{ASRC}}$ .  $\text{ASR56K} = F_{\text{ASRC}}/F_{\text{56k}}$ . Reset value is 0x0DF3 which assumes that  $F_{\text{ASRC}}=200\text{MHz}$ . This register is used to help the ASRC internal logic to decide the pre-processing and the post-processing options automatically (see [ASRC Misc Control Register 1 for Pair C](#) and [ASRC Misc Control Register 1 for Pair C](#)). In a system when  $F_{\text{ASRC}}=133\text{MHz}$ , the value should be assigned explicitly as 0x0947 in user application code.

Address: 203\_4000h base + 9Ch offset = 203\_409Ch

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
R	Reserved								Reserved								ASR56K																
W																																	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1	1	1	1	0	0	1	1

#### ASRC\_ASR56K field descriptions

Field	Description
31–24 [unimplemented]	This is a 24-bit register the upper byte is unimplemented.  This field is reserved.
23–17 -	This field is reserved. Reserved
ASR56K	Value for the period of the 56kHz sampling clock

## 15.7.22 ASRC Misc Control Register for Pair A (ASRC\_ASRMCRA)

The register (ASRM C RA) is used to control Pair A internal logic.

Address: 203\_4000h base + A0h offset = 203\_40A0h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	Reserved								ZEROBUFA	EXTTHRSHA	BUFSTALLA	BYPASSPOLY_A	Reserved		OUTFIFO_THRESHOLD DA[5:0]	
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	OUTFIFO_THRESHOLD DA[5:0]				RSYNIFA	RSYNNOFA	Reserved				INFIFO_THRESHOLD DA[5:0]					
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**ASRC\_ASRM C RA field descriptions**

Field	Description
31–24 [unimplemented]	This is a 24-bit register the upper byte is unimplemented.  This field is reserved.
23 ZEROBUFA	Initialize buf of Pair A when pair A is enabled. Always clear option.  This bit is used to control whether the buffer is to be zeroized when pair A is enabled.  1 Don't zeroize the buffer 0 Zeroize the buffer
22 EXTTHRSHA	Use external thresholds for FIFO control of Pair A  This bit will determine whether the FIFO thresholds externally defined in this register is used to control ASRC internal FIFO logic for pair A.  1 Use external defined thresholds. 0 Use default thresholds.
21 BUFSTALLA	Stall Pair A conversion in case of Buffer Near Empty/Full Condition  This bit will determine whether the near empty/full FIFO condition will stall the rate conversion for pair A. This option can only work when external ratio is used.  Near empty condition is the condition when input FIFO has less than 4 useful samples per channel.  Near full condition is the condition when the output FIFO has less than 4 vacant sample words to fill per channel.

*Table continues on the next page...*

**ASRC\_ASRMCR field descriptions (continued)**

Field	Description
	<p>1 Stall Pair A conversion in case of near empty/full FIFO conditions.      0 Don't stall Pair A conversion even in case of near empty/full FIFO conditions.</p>
20 BYPASSPOLYA	<p>Bypass Polyphase Filtering for Pair A      This bit will determine whether the polyphase filtering part of Pair A conversion will be bypassed.</p> <p>1 Bypass polyphase filtering.      0 Don't bypass polyphase filtering.</p>
19–18 -	<p>This field is reserved.      Reserved. Should be written as zero for future compatibility.</p>
17–12 OUTFIFO_THRESHOLDA[5:0]	<p>The threshold for Pair A's output FIFO per channel      These bits stand for the threshold for Pair A's output FIFO per channel. Possible range is [0,63].      When the value is n, it means that:      when the number of output FIFO fillings of the pair is greater than n samples per channel, the output data ready flag is set;      when the number of output FIFO fillings of the pair is less than or equal to n samples per channel, the output data ready flag is automatically cleared.</p>
11 RSYNIFA	<p>Re-sync Input FIFO Channel Counter      If bit set, force ASRCCR:ACIA=0. If bit clear, untouched ASRCCR:ACIA.</p>
10 RSYNOFA	<p>Re-sync Output FIFO Channel Counter      If bit set, force ASRCCR:ACOA=0. If bit clear, untouched ASRCCR:ACOA.</p>
9–6 -	<p>This field is reserved.      Reserved. Should be written as zero for future compatibility.</p>
INFIFO_THRESHOLDA[5:0]	<p>The threshold for Pair A's input FIFO per channel      These bits stand for the threshold for Pair A's input FIFO per channel. Possible range is [0,63].      When the value is n, it means that:      when the number of input FIFO fillings of the pair is less than n samples per channel, the input data needed flag is set;      when the number of input FIFO fillings of the pair is greater than or equal to n samples per channel, the input data needed flag is automatically cleared.</p>

### 15.7.23 ASRC FIFO Status Register for Pair A (ASRC\_ASRFSTA)

The register (ASRFSTA) is used to show Pair A internal FIFO conditions.

Address: 203\_4000h base + A4h offset = 203\_40A4h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R									OFAA					OUTFIFO_FILLA[5:0]		
	Reserved									Reserved						
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	OUTFIFO_FILLA[5:0]				AEA	Reserved				INFIFO_FILLA[5:0]						
					AEA											
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**ASRC\_ASRFSTA field descriptions**

Field	Description
31–24 [unimplemented]	This is a 24-bit register the upper byte is unimplemented.  This field is reserved.
23 OFAA	Output FIFO is near Full for Pair A  This bit is to indicate whether the output FIFO of Pair A is near full.
22–19 -	This field is reserved. Reserved. Should be written as zero for future compatibility.
18–12 OUTFIFO_FILLA[5:0]	The fillings for Pair A's output FIFO per channel  These bits stand for the fillings for Pair A's output FIFO per channel. Possible range is [0,64].

*Table continues on the next page...*

**ASRC\_ASRFSTA field descriptions (continued)**

Field	Description
11 IAEA	<p>Input FIFO is near Empty for Pair A</p> <p>This bit is to indicate whether the input FIFO of Pair A is near empty.</p>
10–7 -	<p>This field is reserved.</p> <p>Reserved. Should be written as zero for future compatibility.</p>
INFIFO_FILLA[5:0]	<p>The fillings for Pair A's input FIFO per channel</p> <p>These bits stand for the fillings for Pair A's input FIFO per channel. Possible range is [0,64].</p>

### 15.7.24 ASRC Misc Control Register for Pair B (ASRC\_ASRMCRB)

The register (ASRMCRB) is used to control Pair B internal logic.

Address: 203\_4000h base + A8h offset = 203\_40A8h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	Reserved								ZEROBUFB	EXTTHRSHB	BUFSSTALLB	BYPASSPOLYB	Reserved		OUTFIFO_THRESHOLDB[5:0]	
W	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	OUTFIFO_THRESHOLDB[5:0]				RSYNIFB	RSYNOFB	Reserved				INFIFO_THRESHOLDB[5:0]					
W	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**ASRC\_ASRMCRB field descriptions**

Field	Description
31–24 [unimplemented]	<p>This is a 24-bit register the upper byte is unimplemented.</p> <p>This field is reserved.</p>
23 ZEROBUFB	<p>Initialize buf of Pair B when pair B is enabled</p> <p>This bit is used to control whether the buffer is to be zeroized when pair B is enabled.</p> <p>1 Don't zeroize the buffer 0 Zeroize the buffer</p>

*Table continues on the next page...*

**ASRC\_ASRMCRB field descriptions (continued)**

Field	Description
22 EXTTHRSHB	<p>Use external thresholds for FIFO control of Pair B</p> <p>This bit will determine whether the FIFO thresholds externally defined in this register is used to control ASRC internal FIFO logic for pair B.</p> <p>1 Use external defined thresholds. 0 Use default thresholds.</p>
21 BUFSTALLB	<p>Stall Pair B conversion in case of Buffer Near Empty/Full Condition</p> <p>This bit will determine whether the near empty/full FIFO condition will stall the rate conversion for pair B. This option can only work when external ratio is used.</p> <p>Near empty condition is the condition when input FIFO has less than 4 useful samples per channel.</p> <p>Near full condition is the condition when the output FIFO has less than 4 vacant sample words to fill per channel.</p> <p>1 Stall Pair B conversion in case of near empty/full FIFO conditions. 0 Don't stall Pair B conversion even in case of near empty/full FIFO conditions.</p>
20 BYPASSPOLYB	<p>Bypass Polyphase Filtering for Pair B</p> <p>This bit will determine whether the polyphase filtering part of Pair B conversion will be bypassed.</p> <p>1 Bypass polyphase filtering. 0 Don't bypass polyphase filtering.</p>
19–18 -	<p>This field is reserved.</p> <p>Reserved. Should be written as zero for future compatibility.</p>
17–12 OUTFIFO_ THRESHOLDB[5:0]	<p>The threshold for Pair B's output FIFO per channel</p> <p>These bits stand for the threshold for Pair B's output FIFO per channel. Possible range is [0,63].</p> <p>When the value is n, it means that:</p> <p>when the number of output FIFO fillings of the pair is greater than n samples per channel, the output data ready flag is set;</p> <p>when the number of output FIFO fillings of the pair is less than or equal to n samples per channel, the output data ready flag is automatically cleared.</p>
11 RSYNIFB	<p>Re-sync Input FIFO Channel Counter</p> <p>If bit set, force ASRCCR:ACIB=0. If bit clear, untouched ASRCCR:ACIB.</p>
10 RSYNOFB	<p>Re-sync Output FIFO Channel Counter</p> <p>If bit set, force ASRCCR:ACOB=0. If bit clear, untouched ASRCCR:ACOB.</p>
9–6 -	<p>This field is reserved.</p> <p>Reserved. Should be written as zero for future compatibility.</p>
INFIFO_ THRESHOLDB[5:0]	<p>The threshold for Pair B's input FIFO per channel</p> <p>These bits stand for the threshold for Pair B's input FIFO per channel. Possible range is [0,63].</p> <p>When the value is n, it means that:</p> <p>when the number of input FIFO fillings of the pair is less than n samples per channel, the input data needed flag is set;</p> <p>when the number of input FIFO fillings of the pair is greater than or equal to n samples per channel, the input data needed flag is automatically cleared.</p>

## 15.7.25 ASRC FIFO Status Register for Pair B (ASRC\_ASRFSTB)

The register (ASRFSTB) is used to show Pair B internal FIFO conditions.

Address: 203\_4000h base + ACh offset = 203\_40ACh

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R									OAFB					OUTFIFO_FILLB[5:0]		
	Reserved									Reserved						
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	OUTFIFO_FILLB[5:0]				IEB	Reserved				INFIFO_FILLB[5:0]						
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**ASRC\_ASRFSTB field descriptions**

Field	Description
31–24 [unimplemented]	This is a 24-bit register the upper byte is unimplemented.  This field is reserved.
23 OAFB	Output FIFO is near Full for Pair B  This bit is to indicate whether the output FIFO of Pair B is near full.
22–19 -	This field is reserved. Reserved. Should be written as zero for future compatibility.
18–12 OUTFIFO_FILLB[5:0]	The fillings for Pair B's output FIFO per channel  These bits stand for the fillings for Pair B's output FIFO per channel. Possible range is [0,64].

*Table continues on the next page...*

**ASRC\_ASRFSTB field descriptions (continued)**

Field	Description
11 IAEB	<p>Input FIFO is near Empty for Pair B</p> <p>This bit is to indicate whether the input FIFO of Pair B is near empty.</p>
10–7 -	<p>This field is reserved.</p> <p>Reserved. Should be written as zero for future compatibility.</p>
INFIFO_FILLB[5:0]	<p>The fillings for Pair B's input FIFO per channel</p> <p>These bits stand for the fillings for Pair B's input FIFO per channel. Possible range is [0,64].</p>

**15.7.26 ASRC Misc Control Register for Pair C  
(ASRC\_ASRMCRC)**

The register (ASRMCRC) is used to control Pair C internal logic.

Address: 203\_4000h base + B0h offset = 203\_40B0h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	Reserved								ZEROBUFC	EXTTHRSHC	BUFSALLC	BYPASSPOLY	Reserved		OUTFIFO_THRESHOLDC[5:0]	
W	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	OUTFIFO_THRESHOLD[5:0]				RSYNIFC	RSYNOC	Reserved				INFIFO_THRESHOLD[5:0]					
W	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**ASRC\_ASRMCRC field descriptions**

Field	Description
31–24 [unimplemented]	<p>This is a 24-bit register the upper byte is unimplemented.</p> <p>This field is reserved.</p>
23 ZEROBUFC	<p>Initialize buf of Pair C when pair C is enabled</p> <p>This bit is used to control whether the buffer is to be zeroized when pair C is enabled.</p> <p>1 Don't zeroize the buffer 0 Zeroize the buffer</p>

*Table continues on the next page...*

**ASRC\_ASRMCRC field descriptions (continued)**

Field	Description
22 EXTTHRSHC	<p>Use external thresholds for FIFO control of Pair C</p> <p>This bit will determine whether the FIFO thresholds externally defined in this register is used to control ASRC internal FIFO logic for pair C.</p> <p>1 Use external defined thresholds. 0 Use default thresholds.</p>
21 BUFSTALLC	<p>Stall Pair C conversion in case of Buffer Near Empty/Full Condition</p> <p>This bit will determine whether the near empty/full FIFO condition will stall the rate conversion for pair C. This option can only work when external ratio is used.</p> <p>Near empty condition is the condition when input FIFO has less than 4 useful samples per channel.</p> <p>Near full condition is the condition when the output FIFO has less than 4 vacant sample words to fill per channel.</p> <p>1 Stall Pair C conversion in case of near empty/full FIFO conditions. 0 Don't stall Pair C conversion even in case of near empty/full FIFO conditions.</p>
20 BYPASSPOLYC	<p>Bypass Polyphase Filtering for Pair C</p> <p>This bit will determine whether the polyphase filtering part of Pair C conversion will be bypassed.</p> <p>1 Bypass polyphase filtering. 0 Don't bypass polyphase filtering.</p>
19–18 -	<p>This field is reserved.</p> <p>Reserved. Should be written as zero for future compatibility.</p>
17–12 OUTFIFO_ THRESHOLD[5:0]	<p>The threshold for Pair C's output FIFO per channel</p> <p>These bits stand for the threshold for Pair C's output FIFO per channel. Possible range is [0,63].</p> <p>When the value is n, it means that:</p> <p>when the number of output FIFO fillings of the pair is greater than n samples per channel, the output data ready flag is set;</p> <p>when the number of output FIFO fillings of the pair is less than or equal to n samples per channel, the output data ready flag is automatically cleared.</p>
11 RSYNIFC	<p>Re-sync Input FIFO Channel Counter</p> <p>If bit set, force ASRCCR:ACIC=0. If bit clear, untouched ASRCCR:ACIC.</p>
10 RSYNOFC	<p>Re-sync Output FIFO Channel Counter</p> <p>If bit set, force ASRCCR:ACOC=0. If bit clear, untouched ASRCCR:ACOC.</p>
9–6 -	<p>This field is reserved.</p> <p>Reserved. Should be written as zero for future compatibility.</p>
INFIFO_ THRESHOLD[5:0]	<p>The threshold for Pair C's input FIFO per channel</p> <p>These bits stand for the threshold for Pair C's input FIFO per channel. Possible range is [0,63].</p> <p>When the value is n, it means that:</p> <p>when the number of input FIFO fillings of the pair is less than n samples per channel, the input data needed flag is set;</p> <p>when the number of input FIFO fillings of the pair is greater than or equal to n samples per channel, the input data needed flag is automatically cleared.</p>

### 15.7.27 ASRC FIFO Status Register for Pair C (ASRC\_ASRFSTC)

The register (ASRFSTC) is used to show Pair C internal FIFO conditions.

Address: 203\_4000h base + B4h offset = 203\_40B4h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R									OAFC					OUTFIFO_FILLC[5:0]		
	Reserved									Reserved						
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	OUTFIFO_FILLC[5:0]				IAEC	Reserved				INFIFO_FILLC[5:0]						
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**ASRC\_ASRFSTC field descriptions**

Field	Description
31–24 [unimplemented]	This is a 24-bit register the upper byte is unimplemented.  This field is reserved.
23 OAFC	Output FIFO is near Full for Pair C  This bit is to indicate whether the output FIFO of Pair C is near full.
22–19 -	This field is reserved. Reserved. Should be written as zero for future compatibility.
18–12 OUTFIFO_FILLC[5:0]	The fillings for Pair C's output FIFO per channel  These bits stand for the fillings for Pair C's output FIFO per channel. Possible range is [0,64].

Table continues on the next page...

**ASRC\_ASRFSTC field descriptions (continued)**

Field	Description
11 IAEC	Input FIFO is near Empty for Pair C  This bit is to indicate whether the input FIFO of Pair C is near empty.
10–7 -	This field is reserved. Reserved. Should be written as zero for future compatibility.
INFIFO_FILLC[5:0]	The fillings for Pair C's input FIFO per channel  These bits stand for the fillings for Pair C's input FIFO per channel. Possible range is [0,64].

### 15.7.28 ASRC Misc Control Register 1 for Pair X (ASRC\_ASRMCR1n)

The register (ASRMCR1x) is used to control Pair  $x$  internal logic (for data alignment etc.).

The bit assignment for all the input data formats is the same as that supported by the SSI.

Address: 203\_4000h base + C0h offset + (4d  $\times$  i), where i=0d to 2d

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	Reserved								Reserved							
W	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	Reserved				IWD[2:0]			IMSB	Reserved					OMSB	OSGN	OW16
W	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**ASRC\_ASRMCR1n field descriptions**

Field	Description
31–24 [unimplemented]	This is a 24-bit register the upper byte is unimplemented.  This field is reserved.
23–12 -	This field is reserved. Reserved. Should be written as zero for future compatibility.
11–9 IWD[2:0]	Data Width of the input FIFO  These three bits will determine the bitwidth for the audio data into ASRC  All other settings not shown are reserved.  3'b000 24-bit audio data.

Table continues on the next page...

**ASRC\_ASRMCR1n field descriptions (continued)**

Field	Description
	3'b001 16-bit audio data. 3'b010 8-bit audio data.
8 IMSB	Data Alignment of the input FIFO This bit will determine the data alignment of the input FIFO. 1 MSB aligned. 0 LSB aligned.
7–3 -	This field is reserved. Reserved. Should be written as zero for future compatibility.
2 OMSB	Data Alignment of the output FIFO This bit will determine the data alignment of the output FIFO. 1 MSB aligned. 0 LSB aligned.
1 OSGN	Sign Extension Option of the output FIFO This bit will determine the sign extension option of the output FIFO. 1 Sign extension. 0 No sign extension.
0 OW16	Bit Width Option of the output FIFO This bit will determine the bit width option of the output FIFO. 1 16-bit output data 0 24-bit output data.

