

This peripheral can only be accessed by secure transactions. Bits 0, 1, 4, and 5 are asserted and these bits refer to the four types of secure transactions. If an insecure transaction is attempted to this peripheral, it will result in an error.

Eight bits per peripheral across an entire system can result in a large number of configuration bits that must be assigned and controlled, most likely in a series of registers in another block. To reduce the number of register bits required predefined sets of security profiles can be defined and encapsulated in an external security translation block. The table below describes one set of security profiles that has been proposed for use with the AIPSTZ.

**Table 13-3. Security Levels**

CSU_SEC_LEVEL	Non-Secure User	Non-Secure Supervisor	Secure User	Secure Supervisor
0	RD+WR	RD+WR	RD+WR	RD+WR
1	NOT ALLOWED	RD+WR	RD+WR	RD+WR
2	Read Only	Read Only	RD+WR	RD+WR
3	NOT ALLOWED	Read Only	RD+WR	RD+WR
4	NOT ALLOWED	NOT ALLOWED	RD+WR	RD+WR
5	NOT ALLOWED	NOT ALLOWED	NOT ALLOWED	RD+WR
6	NOT ALLOWED	NOT ALLOWED	Read Only	Read Only
7	NOT ALLOWED	NOT ALLOWED	NOT ALLOWED	NOT ALLOWED

Information regarding CSU is provided in the Security Reference Manual. Contact your Freescale representative for information about obtaining this document.

A 3-bit input, 8-bit output translation block can be used such that only three register bits are required to set the security profile and the translation block will drive the correct 8-bit configuration vector. Each peripheral connected to the AIPSTZ would require this translation block. The top level AIPSTZ has this three bit input line `csu\_sec\_level[2:0]' corresponding to each peripheral X.

## 13.8 AIPSTZ Memory Map/Register Definition

The memory map for the AIPS SW-visible registers is shown in the table below.

The MPROT and OPACR fields are 4 bits in width. Some bits may be reserved depending on device.

## AIPSTZ memory map

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
207_C000	Master Priviledge Registers (AIPSTZ1_MPR)	32	R/W	7700_0000h	<a href="#">13.8.1/572</a>
207_C040	Off-Platform Peripheral Access Control Registers (AIPSTZ1_OPACR)	32	R/W	4444_4444h	<a href="#">13.8.2/574</a>
207_C044	Off-Platform Peripheral Access Control Registers (AIPSTZ1_OPACR1)	32	R/W	4444_4444h	<a href="#">13.8.3/578</a>
207_C048	Off-Platform Peripheral Access Control Registers (AIPSTZ1_OPACR2)	32	R/W	4444_4444h	<a href="#">13.8.4/581</a>
207_C04C	Off-Platform Peripheral Access Control Registers (AIPSTZ1_OPACR3)	32	R/W	4444_4444h	<a href="#">13.8.5/584</a>
207_C050	Off-Platform Peripheral Access Control Registers (AIPSTZ1_OPACR4)	32	R/W	4444_4444h	<a href="#">13.8.6/587</a>
217_C000	Master Priviledge Registers (AIPSTZ2_MPR)	32	R/W	7700_0000h	<a href="#">13.8.1/572</a>
217_C040	Off-Platform Peripheral Access Control Registers (AIPSTZ2_OPACR)	32	R/W	4444_4444h	<a href="#">13.8.2/574</a>
217_C044	Off-Platform Peripheral Access Control Registers (AIPSTZ2_OPACR1)	32	R/W	4444_4444h	<a href="#">13.8.3/578</a>
217_C048	Off-Platform Peripheral Access Control Registers (AIPSTZ2_OPACR2)	32	R/W	4444_4444h	<a href="#">13.8.4/581</a>
217_C04C	Off-Platform Peripheral Access Control Registers (AIPSTZ2_OPACR3)	32	R/W	4444_4444h	<a href="#">13.8.5/584</a>
217_C050	Off-Platform Peripheral Access Control Registers (AIPSTZ2_OPACR4)	32	R/W	4444_4444h	<a href="#">13.8.6/587</a>

### 13.8.1 Master Priviledge Registers (AIPSTZx\_MPR)

Each AIPSTZ\_MPR specifies 16 4-bit fields defining the access privilege level associated with a bus master in the platform, as well as specifying whether write accesses from this master are bufferable shown in [Table 13-6](#)

The registers provide one field per bus master, where field 15 corresponds to master 15, field 14 to master 14,... field 0 to master 0 (typically the processor core). The master index allocation is shown in [Table 13-7](#).

**Table 13-16. MPROT Field**

Bit	Field	Description
3	MBW	<b>Master Buffer Writes</b> - This bit determines whether the AIPSTZ is enabled to buffer writes from this master.
2	MTR	<b>Master Trusted for Reads</b> - This bit determines whether the master is trusted for read accesses.
1	MTW	<b>Master Trusted for Writes</b> - This bit determines whether the master is trusted for write accesses.

*Table continues on the next page...*

**Table 13-16. MPROT Field (continued)**

Bit	Field	Description
0	MPL	<b>Master Privilege Level</b> - This bit determines how the privilege level of the master is determined.

**NOTE**

The reset value is set to 0000\_0000\_7700\_0000, which makes master 0 and master 1 (ARM CORE) the trusted masters. Trusted software can change the settings after reset.

**Table 13-17. Master Index Allocation**

Master Index	Master Name	Comments
Master 0	All masters excluding ARM core, SDMA and CAAM	Share the same number allocation.
Master 1	ARM CORE	
Master 2	CAAM	
Master 3	SDMA	
Master 4-15	Reserved	

Address: Base address + 0h offset

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R																																
W	MPROT0				MPROT1				MPROT2				MPROT3				Reserved															
Reset	0	1	1	1	0	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

**AIPSTZx\_MPR field descriptions**

Field	Description
31–28 MPROT0	Master 0 Privilege, Buffer, Read, Write Control  xxx0 <b>MPL</b> — Accesses from this master are forced to user-mode (ips_supervisor_access is forced to zero) regardless of the hprot[1] access attribute. xxx1 <b>MPL</b> — Accesses from this master are not forced to user-mode. The hprot[1] access attribute is used directly to determine ips_supervisor_access. xx0x <b>MTW</b> — This master is not trusted for write accesses. xx1x <b>MTW</b> — This master is trusted for write accesses. x0xx <b>MTR</b> — This master is not trusted for read accesses. x1xx <b>MTR</b> — This master is trusted for read accesses. 0xxx <b>MBW</b> — Write accesses from this master are not bufferable 1xxx <b>MBW</b> — Write accesses from this master are allowed to be buffered
27–24 MPROT1	Master 1 Privilege, Buffer, Read, Write Control  xxx0 <b>MPL</b> — Accesses from this master are forced to user-mode (ips_supervisor_access is forced to zero) regardless of the hprot[1] access attribute. xxx1 <b>MPL</b> — Accesses from this master are not forced to user-mode. The hprot[1] access attribute is used directly to determine ips_supervisor_access. xx0x <b>MTW</b> — This master is not trusted for write accesses.

*Table continues on the next page...*

**AIPSTZx\_MPR field descriptions (continued)**

Field	Description
	xx1x <b>MTW</b> — This master is trusted for write accesses. x0xx <b>MTR</b> — This master is not trusted for read accesses. x1xx <b>MTR</b> — This master is trusted for read accesses. 0xxx <b>MBW</b> — Write accesses from this master are not bufferable 1xxx <b>MBW</b> — Write accesses from this master are allowed to be buffered
23–20 MPROT2	Master 2 Privilege, Buffer, Read, Write Control xxx0 <b>MPL</b> — Accesses from this master are forced to user-mode (ips_supervisor_access is forced to zero) regardless of the hprot[1] access attribute. xxx1 <b>MPL</b> — Accesses from this master are not forced to user-mode. The hprot[1] access attribute is used directly to determine ips_supervisor_access. xx0x <b>MTW</b> — This master is not trusted for write accesses. xx1x <b>MTW</b> — This master is trusted for write accesses. x0xx <b>MTR</b> — This master is not trusted for read accesses. x1xx <b>MTR</b> — This master is trusted for read accesses. 0xxx <b>MBW</b> — Write accesses from this master are not bufferable 1xxx <b>MBW</b> — Write accesses from this master are allowed to be buffered
19–16 MPROT3	Master 3 Privilege, Buffer, Read, Write Control. xxx0 <b>MPL</b> — Accesses from this master are forced to user-mode (ips_supervisor_access is forced to zero) regardless of the hprot[1] access attribute. xxx1 <b>MPL</b> — Accesses from this master are not forced to user-mode. The hprot[1] access attribute is used directly to determine ips_supervisor_access. xx0x <b>MTW</b> — This master is not trusted for write accesses. xx1x <b>MTW</b> — This master is trusted for write accesses. x0xx <b>MTR</b> — This master is not trusted for read accesses. x1xx <b>MTR</b> — This master is trusted for read accesses. 0xxx <b>MBW</b> — Write accesses from this master are not bufferable 1xxx <b>MBW</b> — Write accesses from this master are allowed to be buffered
-	This field is reserved. Reserved

## 13.8.2 Off-Platform Peripheral Access Control Registers (AIPSTZx\_OPACR)

Each of the off-platform peripherals have an Off-platform Peripheral Access Control Register (AIPSTZ\_OPACR) which defines the access levels supported by the given block.

Each AIPSTZ\_OPACR has the following format shown in [Table 13-9](#)

Table 13-19. OPAC Field

Bit	Field	Description
3	BW	<b>Buffer Writes</b> - This bit determines whether write accesses to this peripheral are allowed to be buffered. <sup>1</sup>
2	SP	<b>Supervisor Protect</b> - This bit determines whether the peripheral requires supervisor privilege level for access.
1	WP	<b>Write Protect</b> - This bit determines whether the peripheral allows write accesses.
0	TP	<b>Trusted Protect</b> - This bit determines whether the peripheral allows accesses from an untrusted master.

1. Buffered writes are not available for AIPSTZ. This bit should be set to '0'.

Address: Base address + 40h offset

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																																
R	OPAC0								OPAC1								OPAC2								OPAC3								OPAC4								OPAC5								OPAC6								OPAC7							
W																																																																
Reset	0	1	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0	1	0	0																																

### AIPSTZx\_OPACR field descriptions

Field	Description
31–28 OPAC0	<p>Off-platform Peripheral Access Control 0</p> <p>xxx0 <b>TP</b> — Accesses from an untrusted master are allowed.</p> <p>xxx1 <b>TP</b> — Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.</p> <p>xx0x <b>WP</b> — This peripheral allows write accesses.</p> <p>xx1x <b>WP</b> — This peripheral is write protected. If a write access is attempted, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.</p> <p>x0xx <b>SP</b> — This peripheral does not require supervisor privilege level for accesses.</p> <p>x1xx <b>SP</b> — This peripheral requires supervisor privilege level for accesses. The master privilege level must indicate supervisor via the hprot[1] access attribute, and the MPROTx[MPL] control bit for the master must be set. If not, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.</p> <p>0xxx <b>BW</b> — Write accesses to this peripheral are not bufferable by the AIPSTZ.</p> <p>1xxx <b>BW</b> — Write accesses to this peripheral are allowed to be buffered by the AIPSTZ.</p>
27–24 OPAC1	<p>Off-platform Peripheral Access Control 1</p> <p>xxx0 <b>TP</b> — Accesses from an untrusted master are allowed.</p> <p>xxx1 <b>TP</b> — Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.</p> <p>xx0x <b>WP</b> — This peripheral allows write accesses.</p> <p>xx1x <b>WP</b> — This peripheral is write protected. If a write access is attempted, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.</p> <p>x0xx <b>SP</b> — This peripheral does not require supervisor privilege level for accesses.</p> <p>x1xx <b>SP</b> — This peripheral requires supervisor privilege level for accesses. The master privilege level must indicate supervisor via the hprot[1] access attribute, and the MPROTx[MPL] control bit for the master must be set. If not, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.</p>

Table continues on the next page...

## AIPSTZx\_OPACR field descriptions (continued)

Field	Description
	<p>0xxx <b>BW</b> — Write accesses to this peripheral are not bufferable by the AIPSTZ.</p> <p>1xxx <b>BW</b> — Write accesses to this peripheral are allowed to be buffered by the AIPSTZ.</p>
23–20 OPAC2	<p>Off-platform Peripheral Access Control 2</p> <p>xxx0 <b>TP</b> — Accesses from an untrusted master are allowed.</p> <p>xxx1 <b>TP</b> — Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.</p> <p>xx0x <b>WP</b> — This peripheral allows write accesses.</p> <p>xx1x <b>WP</b> — This peripheral is write protected. If a write access is attempted, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.</p> <p>x0xx <b>SP</b> — This peripheral does not require supervisor privilege level for accesses.</p> <p>x1xx <b>SP</b> — This peripheral requires supervisor privilege level for accesses. The master privilege level must indicate supervisor via the hprot[1] access attribute, and the MPROTx[MPL] control bit for the master must be set. If not, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.</p> <p>0xxx <b>BW</b> — Write accesses to this peripheral are not bufferable by the AIPSTZ.</p> <p>1xxx <b>BW</b> — Write accesses to this peripheral are allowed to be buffered by the AIPSTZ.</p>
19–16 OPAC3	<p>Off-platform Peripheral Access Control 3</p> <p>xxx0 <b>TP</b> — Accesses from an untrusted master are allowed.</p> <p>xxx1 <b>TP</b> — Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.</p> <p>xx0x <b>WP</b> — This peripheral allows write accesses.</p> <p>xx1x <b>WP</b> — This peripheral is write protected. If a write access is attempted, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.</p> <p>x0xx <b>SP</b> — This peripheral does not require supervisor privilege level for accesses.</p> <p>x1xx <b>SP</b> — This peripheral requires supervisor privilege level for accesses. The master privilege level must indicate supervisor via the hprot[1] access attribute, and the MPROTx[MPL] control bit for the master must be set. If not, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.</p> <p>0xxx <b>BW</b> — Write accesses to this peripheral are not bufferable by the AIPSTZ.</p> <p>1xxx <b>BW</b> — Write accesses to this peripheral are allowed to be buffered by the AIPSTZ.</p>
15–12 OPAC4	<p>Off-platform Peripheral Access Control 4</p> <p>xxx0 <b>TP</b> — Accesses from an untrusted master are allowed.</p> <p>xxx1 <b>TP</b> — Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.</p> <p>xx0x <b>WP</b> — This peripheral allows write accesses.</p> <p>xx1x <b>WP</b> — This peripheral is write protected. If a write access is attempted, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.</p> <p>x0xx <b>SP</b> — This peripheral does not require supervisor privilege level for accesses.</p> <p>x1xx <b>SP</b> — This peripheral requires supervisor privilege level for accesses. The master privilege level must indicate supervisor via the hprot[1] access attribute, and the MPROTx[MPL] control bit for the master must be set. If not, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.</p> <p>0xxx <b>BW</b> — Write accesses to this peripheral are not bufferable by the AIPSTZ.</p> <p>1xxx <b>BW</b> — Write accesses to this peripheral are allowed to be buffered by the AIPSTZ.</p>

Table continues on the next page...

## AIPSTZx\_OPACR field descriptions (continued)

Field	Description
11–8 OPAC5	<p>Off-platform Peripheral Access Control 5</p> <p>xxx0 <b>TP</b> — Accesses from an untrusted master are allowed.</p> <p>xxx1 <b>TP</b> — Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.</p> <p>xx0x <b>WP</b> — This peripheral allows write accesses.</p> <p>xx1x <b>WP</b> — This peripheral is write protected. If a write access is attempted, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.</p> <p>x0xx <b>SP</b> — This peripheral does not require supervisor privilege level for accesses.</p> <p>x1xx <b>SP</b> — This peripheral requires supervisor privilege level for accesses. The master privilege level must indicate supervisor via the hprot[1] access attribute, and the MPROTx[MPL] control bit for the master must be set. If not, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.</p> <p>0xxx <b>BW</b> — Write accesses to this peripheral are not bufferable by the AIPSTZ.</p> <p>1xxx <b>BW</b> — Write accesses to this peripheral are allowed to be buffered by the AIPSTZ.</p>
7–4 OPAC6	<p>Off-platform Peripheral Access Control 6</p> <p>xxx0 <b>TP</b> — Accesses from an untrusted master are allowed.</p> <p>xxx1 <b>TP</b> — Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.</p> <p>xx0x <b>WP</b> — This peripheral allows write accesses.</p> <p>xx1x <b>WP</b> — This peripheral is write protected. If a write access is attempted, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.</p> <p>x0xx <b>SP</b> — This peripheral does not require supervisor privilege level for accesses.</p> <p>x1xx <b>SP</b> — This peripheral requires supervisor privilege level for accesses. The master privilege level must indicate supervisor via the hprot[1] access attribute, and the MPROTx[MPL] control bit for the master must be set. If not, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.</p> <p>0xxx <b>BW</b> — Write accesses to this peripheral are not bufferable by the AIPSTZ.</p> <p>1xxx <b>BW</b> — Write accesses to this peripheral are allowed to be buffered by the AIPSTZ.</p>
OPAC7	<p>Off-platform Peripheral Access Control 7</p> <p>xxx0 <b>TP</b> — Accesses from an untrusted master are allowed.</p> <p>xxx1 <b>TP</b> — Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.</p> <p>xx0x <b>WP</b> — This peripheral allows write accesses.</p> <p>xx1x <b>WP</b> — This peripheral is write protected. If a write access is attempted, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.</p> <p>x0xx <b>SP</b> — This peripheral does not require supervisor privilege level for accesses.</p> <p>x1xx <b>SP</b> — This peripheral requires supervisor privilege level for accesses. The master privilege level must indicate supervisor via the hprot[1] access attribute, and the MPROTx[MPL] control bit for the master must be set. If not, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.</p> <p>0xxx <b>BW</b> — Write accesses to this peripheral are not bufferable by the AIPSTZ.</p> <p>1xxx <b>BW</b> — Write accesses to this peripheral are allowed to be buffered by the AIPSTZ.</p>

### 13.8.3 Off-Platform Peripheral Access Control Registers (AIPSTZx\_OPACR1)

Each of the off-platform peripherals have an Off-platform Peripheral Access Control Register (AIPSTZ\_OPACR) which defines the access levels supported by the given block.

Each AIPSTZ\_OPACR has the following format shown in [Table 13-9](#)

Address: Base address + 44h offset

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																																
R																																																																
W	OPAC8								OPAC9								OPAC10								OPAC11								OPAC12								OPAC13								OPAC14								OPAC15							
Reset	0	1	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0	1	0	0																																

**AIPSTZx\_OPACR1 field descriptions**

Field	Description
31–28 OPAC8	<p>Off-platform Peripheral Access Control 8</p> <p>xxx0 <b>TP</b> — Accesses from an untrusted master are allowed.</p> <p>xxx1 <b>TP</b> — Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.</p> <p>xx0x <b>WP</b> — This peripheral allows write accesses.</p> <p>xx1x <b>WP</b> — This peripheral is write protected. If a write access is attempted, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.</p> <p>x0xx <b>SP</b> — This peripheral does not require supervisor privilege level for accesses.</p> <p>x1xx <b>SP</b> — This peripheral requires supervisor privilege level for accesses. The master privilege level must indicate supervisor via the hprot[1] access attribute, and the MPROTx[MPL] control bit for the master must be set. If not, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.</p> <p>0xxx <b>BW</b> — Write accesses to this peripheral are not bufferable by the AIPSTZ.</p> <p>1xxx <b>BW</b> — Write accesses to this peripheral are allowed to be buffered by the AIPSTZ.</p>
27–24 OPAC9	<p>Off-platform Peripheral Access Control 9</p> <p>xxx0 <b>TP</b> — Accesses from an untrusted master are allowed.</p> <p>xxx1 <b>TP</b> — Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.</p> <p>xx0x <b>WP</b> — This peripheral allows write accesses.</p> <p>xx1x <b>WP</b> — This peripheral is write protected. If a write access is attempted, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.</p> <p>x0xx <b>SP</b> — This peripheral does not require supervisor privilege level for accesses.</p> <p>x1xx <b>SP</b> — This peripheral requires supervisor privilege level for accesses. The master privilege level must indicate supervisor via the hprot[1] access attribute, and the MPROTx[MPL] control bit for the master must be set. If not, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.</p> <p>0xxx <b>BW</b> — Write accesses to this peripheral are not bufferable by the AIPSTZ.</p> <p>1xxx <b>BW</b> — Write accesses to this peripheral are allowed to be buffered by the AIPSTZ.</p>

*Table continues on the next page...*



## AIPSTZx\_OPACR1 field descriptions (continued)

Field	Description
23–20 OPAC10	<p>Off-platform Peripheral Access Control 10</p> <p>xxx0 <b>TP</b> — Accesses from an untrusted master are allowed.</p> <p>xxx1 <b>TP</b> — Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.</p> <p>xx0x <b>WP</b> — This peripheral allows write accesses.</p> <p>xx1x <b>WP</b> — This peripheral is write protected. If a write access is attempted, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.</p> <p>x0xx <b>SP</b> — This peripheral does not require supervisor privilege level for accesses.</p> <p>x1xx <b>SP</b> — This peripheral requires supervisor privilege level for accesses. The master privilege level must indicate supervisor via the hprot[1] access attribute, and the MPROTx[MPL] control bit for the master must be set. If not, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.</p> <p>0xxx <b>BW</b> — Write accesses to this peripheral are not bufferable by the AIPSTZ.</p> <p>1xxx <b>BW</b> — Write accesses to this peripheral are allowed to be buffered by the AIPSTZ.</p>
19–16 OPAC11	<p>Off-platform Peripheral Access Control 11</p> <p>xxx0 <b>TP</b> — Accesses from an untrusted master are allowed.</p> <p>xxx1 <b>TP</b> — Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.</p> <p>xx0x <b>WP</b> — This peripheral allows write accesses.</p> <p>xx1x <b>WP</b> — This peripheral is write protected. If a write access is attempted, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.</p> <p>x0xx <b>SP</b> — This peripheral does not require supervisor privilege level for accesses.</p> <p>x1xx <b>SP</b> — This peripheral requires supervisor privilege level for accesses. The master privilege level must indicate supervisor via the hprot[1] access attribute, and the MPROTx[MPL] control bit for the master must be set. If not, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.</p> <p>0xxx <b>BW</b> — Write accesses to this peripheral are not bufferable by the AIPSTZ.</p> <p>1xxx <b>BW</b> — Write accesses to this peripheral are allowed to be buffered by the AIPSTZ.</p>
15–12 OPAC12	<p>Off-platform Peripheral Access Control 12</p> <p>xxx0 <b>TP</b> — Accesses from an untrusted master are allowed.</p> <p>xxx1 <b>TP</b> — Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.</p> <p>xx0x <b>WP</b> — This peripheral allows write accesses.</p> <p>xx1x <b>WP</b> — This peripheral is write protected. If a write access is attempted, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.</p> <p>x0xx <b>SP</b> — This peripheral does not require supervisor privilege level for accesses.</p> <p>x1xx <b>SP</b> — This peripheral requires supervisor privilege level for accesses. The master privilege level must indicate supervisor via the hprot[1] access attribute, and the MPROTx[MPL] control bit for the master must be set. If not, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.</p> <p>0xxx <b>BW</b> — Write accesses to this peripheral are not bufferable by the AIPSTZ.</p> <p>1xxx <b>BW</b> — Write accesses to this peripheral are allowed to be buffered by the AIPSTZ.</p>
11–8 OPAC13	<p>Off-platform Peripheral Access Control 13</p>

*Table continues on the next page...*

## AIPSTZx\_OPACR1 field descriptions (continued)

Field	Description
xxx0	<b>TP</b> — Accesses from an untrusted master are allowed.
xxx1	<b>TP</b> — Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.
xx0x	<b>WP</b> — This peripheral allows write accesses.
xx1x	<b>WP</b> — This peripheral is write protected. If a write access is attempted, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.
x0xx	<b>SP</b> — This peripheral does not require supervisor privilege level for accesses.
x1xx	<b>SP</b> — This peripheral requires supervisor privilege level for accesses. The master privilege level must indicate supervisor via the hprot[1] access attribute, and the MPROTx[MPL] control bit for the master must be set. If not, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.
0xxx	<b>BW</b> — Write accesses to this peripheral are not bufferable by the AIPSTZ.
1xxx	<b>BW</b> — Write accesses to this peripheral are allowed to be buffered by the AIPSTZ.
7–4 OPAC14	Off-platform Peripheral Access Control 14
xxx0	<b>TP</b> — Accesses from an untrusted master are allowed.
xxx1	<b>TP</b> — Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.
xx0x	<b>WP</b> — This peripheral allows write accesses.
xx1x	<b>WP</b> — This peripheral is write protected. If a write access is attempted, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.
x0xx	<b>SP</b> — This peripheral does not require supervisor privilege level for accesses.
x1xx	<b>SP</b> — This peripheral requires supervisor privilege level for accesses. The master privilege level must indicate supervisor via the hprot[1] access attribute, and the MPROTx[MPL] control bit for the master must be set. If not, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.
0xxx	<b>BW</b> — Write accesses to this peripheral are not bufferable by the AIPSTZ.
1xxx	<b>BW</b> — Write accesses to this peripheral are allowed to be buffered by the AIPSTZ.
OPAC15	Off-platform Peripheral Access Control 15
xxx0	<b>TP</b> — Accesses from an untrusted master are allowed.
xxx1	<b>TP</b> — Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.
xx0x	<b>WP</b> — This peripheral allows write accesses.
xx1x	<b>WP</b> — This peripheral is write protected. If a write access is attempted, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.
x0xx	<b>SP</b> — This peripheral does not require supervisor privilege level for accesses.
x1xx	<b>SP</b> — This peripheral requires supervisor privilege level for accesses. The master privilege level must indicate supervisor via the hprot[1] access attribute, and the MPROTx[MPL] control bit for the master must be set. If not, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.
0xxx	<b>BW</b> — Write accesses to this peripheral are not bufferable by the AIPSTZ.
1xxx	<b>BW</b> — Write accesses to this peripheral are allowed to be buffered by the AIPSTZ.

### 13.8.4 Off-Platform Peripheral Access Control Registers (AIPSTZx\_OPACR2)

Each of the off-platform peripherals have an Off-platform Peripheral Access Control Register (AIPSTZ\_OPACR) which defines the access levels supported by the given block.

Each AIPSTZ\_OPACR has the following format shown in [Table 13-9](#)

Address: Base address + 48h offset

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																																
R	OPAC16								OPAC17								OPAC18								OPAC19								OPAC20								OPAC21								OPAC22								OPAC23							
W																																																																
Reset	0	1	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0	1	0	0																																

**AIPSTZx\_OPACR2 field descriptions**

Field	Description
31–28 OPAC16	<p>Off-platform Peripheral Access Control 16</p> <p>xxx0 <b>TP</b> — Accesses from an untrusted master are allowed.</p> <p>xxx1 <b>TP</b> — Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.</p> <p>xx0x <b>WP</b> — This peripheral allows write accesses.</p> <p>xx1x <b>WP</b> — This peripheral is write protected. If a write access is attempted, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.</p> <p>x0xx <b>SP</b> — This peripheral does not require supervisor privilege level for accesses.</p> <p>x1xx <b>SP</b> — This peripheral requires supervisor privilege level for accesses. The master privilege level must indicate supervisor via the hprot[1] access attribute, and the MPROTx[MPL] control bit for the master must be set. If not, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.</p> <p>0xxx <b>BW</b> — Write accesses to this peripheral are not bufferable by the AIPSTZ.</p> <p>1xxx <b>BW</b> — Write accesses to this peripheral are allowed to be buffered by the AIPSTZ.</p>
27–24 OPAC17	<p>Off-platform Peripheral Access Control 17</p> <p>xxx0 <b>TP</b> — Accesses from an untrusted master are allowed.</p> <p>xxx1 <b>TP</b> — Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.</p> <p>xx0x <b>WP</b> — This peripheral allows write accesses.</p> <p>xx1x <b>WP</b> — This peripheral is write protected. If a write access is attempted, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.</p> <p>x0xx <b>SP</b> — This peripheral does not require supervisor privilege level for accesses.</p> <p>x1xx <b>SP</b> — This peripheral requires supervisor privilege level for accesses. The master privilege level must indicate supervisor via the hprot[1] access attribute, and the MPROTx[MPL] control bit for the master must be set. If not, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.</p> <p>0xxx <b>BW</b> — Write accesses to this peripheral are not bufferable by the AIPSTZ.</p> <p>1xxx <b>BW</b> — Write accesses to this peripheral are allowed to be buffered by the AIPSTZ.</p>

*Table continues on the next page...*

## AIPSTZx\_OPACR2 field descriptions (continued)

Field	Description
23–20 OPAC18	<p>Off-platform Peripheral Access Control 18</p> <p>xxx0 <b>TP</b> — Accesses from an untrusted master are allowed.</p> <p>xxx1 <b>TP</b> — Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.</p> <p>xx0x <b>WP</b> — This peripheral allows write accesses.</p> <p>xx1x <b>WP</b> — This peripheral is write protected. If a write access is attempted, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.</p> <p>x0xx <b>SP</b> — This peripheral does not require supervisor privilege level for accesses.</p> <p>x1xx <b>SP</b> — This peripheral requires supervisor privilege level for accesses. The master privilege level must indicate supervisor via the hprot[1] access attribute, and the MPROTx[MPL] control bit for the master must be set. If not, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.</p> <p>0xxx <b>BW</b> — Write accesses to this peripheral are not bufferable by the AIPSTZ.</p> <p>1xxx <b>BW</b> — Write accesses to this peripheral are allowed to be buffered by the AIPSTZ.</p>
19–16 OPAC19	<p>Off-platform Peripheral Access Control 19</p> <p>xxx0 <b>TP</b> — Accesses from an untrusted master are allowed.</p> <p>xxx1 <b>TP</b> — Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.</p> <p>xx0x <b>WP</b> — This peripheral allows write accesses.</p> <p>xx1x <b>WP</b> — This peripheral is write protected. If a write access is attempted, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.</p> <p>x0xx <b>SP</b> — This peripheral does not require supervisor privilege level for accesses.</p> <p>x1xx <b>SP</b> — This peripheral requires supervisor privilege level for accesses. The master privilege level must indicate supervisor via the hprot[1] access attribute, and the MPROTx[MPL] control bit for the master must be set. If not, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.</p> <p>0xxx <b>BW</b> — Write accesses to this peripheral are not bufferable by the AIPSTZ.</p> <p>1xxx <b>BW</b> — Write accesses to this peripheral are allowed to be buffered by the AIPSTZ.</p>
15–12 OPAC20	<p>Off-platform Peripheral Access Control 20</p> <p>xxx0 <b>TP</b> — Accesses from an untrusted master are allowed.</p> <p>xxx1 <b>TP</b> — Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.</p> <p>xx0x <b>WP</b> — This peripheral allows write accesses.</p> <p>xx1x <b>WP</b> — This peripheral is write protected. If a write access is attempted, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.</p> <p>x0xx <b>SP</b> — This peripheral does not require supervisor privilege level for accesses.</p> <p>x1xx <b>SP</b> — This peripheral requires supervisor privilege level for accesses. The master privilege level must indicate supervisor via the hprot[1] access attribute, and the MPROTx[MPL] control bit for the master must be set. If not, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.</p> <p>0xxx <b>BW</b> — Write accesses to this peripheral are not bufferable by the AIPSTZ.</p> <p>1xxx <b>BW</b> — Write accesses to this peripheral are allowed to be buffered by the AIPSTZ.</p>
11–8 OPAC21	<p>Off-platform Peripheral Access Control 21</p>

*Table continues on the next page...*

**AIPSTZx\_OPACR2 field descriptions (continued)**

Field	Description
	<p>xxx0 <b>TP</b> — Accesses from an untrusted master are allowed.</p> <p>xxx1 <b>TP</b> — Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.</p> <p>xx0x <b>WP</b> — This peripheral allows write accesses.</p> <p>xx1x <b>WP</b> — This peripheral is write protected. If a write access is attempted, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.</p> <p>x0xx <b>SP</b> — This peripheral does not require supervisor privilege level for accesses.</p> <p>x1xx <b>SP</b> — This peripheral requires supervisor privilege level for accesses. The master privilege level must indicate supervisor via the hprot[1] access attribute, and the MPROTx[MPL] control bit for the master must be set. If not, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.</p> <p>0xxx <b>BW</b> — Write accesses to this peripheral are not bufferable by the AIPSTZ.</p> <p>1xxx <b>BW</b> — Write accesses to this peripheral are allowed to be buffered by the AIPSTZ.</p>
7–4 OPAC22	<p>Off-platform Peripheral Access Control 22</p> <p>xxx0 <b>TP</b> — Accesses from an untrusted master are allowed.</p> <p>xxx1 <b>TP</b> — Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.</p> <p>xx0x <b>WP</b> — This peripheral allows write accesses.</p> <p>xx1x <b>WP</b> — This peripheral is write protected. If a write access is attempted, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.</p> <p>x0xx <b>SP</b> — This peripheral does not require supervisor privilege level for accesses.</p> <p>x1xx <b>SP</b> — This peripheral requires supervisor privilege level for accesses. The master privilege level must indicate supervisor via the hprot[1] access attribute, and the MPROTx[MPL] control bit for the master must be set. If not, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.</p> <p>0xxx <b>BW</b> — Write accesses to this peripheral are not bufferable by the AIPSTZ.</p> <p>1xxx <b>BW</b> — Write accesses to this peripheral are allowed to be buffered by the AIPSTZ.</p>
OPAC23	<p>Off-platform Peripheral Access Control 23</p> <p>xxx0 <b>TP</b> — Accesses from an untrusted master are allowed.</p> <p>xxx1 <b>TP</b> — Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.</p> <p>xx0x <b>WP</b> — This peripheral allows write accesses.</p> <p>xx1x <b>WP</b> — This peripheral is write protected. If a write access is attempted, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.</p> <p>x0xx <b>SP</b> — This peripheral does not require supervisor privilege level for accesses.</p> <p>x1xx <b>SP</b> — This peripheral requires supervisor privilege level for accesses. The master privilege level must indicate supervisor via the hprot[1] access attribute, and the MPROTx[MPL] control bit for the master must be set. If not, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.</p> <p>0xxx <b>BW</b> — Write accesses to this peripheral are not bufferable by the AIPSTZ.</p> <p>1xxx <b>BW</b> — Write accesses to this peripheral are allowed to be buffered by the AIPSTZ.</p>

## 13.8.5 Off-Platform Peripheral Access Control Registers (AIPSTZx\_OPACR3)

Each of the off-platform peripherals have an Off-platform Peripheral Access Control Register (AIPSTZ\_OPACR) which defines the access levels supported by the given block.

Each AIPSTZ\_OPACR has the following format shown in [Table 13-9](#)

Address: Base address + 4Ch offset

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																																
R	OPAC24								OPAC25								OPAC26								OPAC27								OPAC28								OPAC29								OPAC30								OPAC31							
W																																																																
Reset	0	1	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0	1	0	0																																

### AIPSTZx\_OPACR3 field descriptions

Field	Description
31–28 OPAC24	<p>Off-platform Peripheral Access Control 24</p> <p>xxx0 <b>TP</b> — Accesses from an untrusted master are allowed.</p> <p>xxx1 <b>TP</b> — Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.</p> <p>xx0x <b>WP</b> — This peripheral allows write accesses.</p> <p>xx1x <b>WP</b> — This peripheral is write protected. If a write access is attempted, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.</p> <p>x0xx <b>SP</b> — This peripheral does not require supervisor privilege level for accesses.</p> <p>x1xx <b>SP</b> — This peripheral requires supervisor privilege level for accesses. The master privilege level must indicate supervisor via the hprot[1] access attribute, and the MPROTx[MPL] control bit for the master must be set. If not, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.</p> <p>0xxx <b>BW</b> — Write accesses to this peripheral are not bufferable by the AIPSTZ.</p> <p>1xxx <b>BW</b> — Write accesses to this peripheral are allowed to be buffered by the AIPSTZ.</p>
27–24 OPAC25	<p>Off-platform Peripheral Access Control 25</p> <p>xxx0 <b>TP</b> — Accesses from an untrusted master are allowed.</p> <p>xxx1 <b>TP</b> — Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.</p> <p>xx0x <b>WP</b> — This peripheral allows write accesses.</p> <p>xx1x <b>WP</b> — This peripheral is write protected. If a write access is attempted, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.</p> <p>x0xx <b>SP</b> — This peripheral does not require supervisor privilege level for accesses.</p> <p>x1xx <b>SP</b> — This peripheral requires supervisor privilege level for accesses. The master privilege level must indicate supervisor via the hprot[1] access attribute, and the MPROTx[MPL] control bit for the master must be set. If not, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.</p> <p>0xxx <b>BW</b> — Write accesses to this peripheral are not bufferable by the AIPSTZ.</p> <p>1xxx <b>BW</b> — Write accesses to this peripheral are allowed to be buffered by the AIPSTZ.</p>

*Table continues on the next page...*

## AIPSTZx\_OPACR3 field descriptions (continued)

Field	Description
23–20 OPAC26	<p>Off-platform Peripheral Access Control 26</p> <p>xxx0 <b>TP</b> — Accesses from an untrusted master are allowed.</p> <p>xxx1 <b>TP</b> — Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.</p> <p>xx0x <b>WP</b> — This peripheral allows write accesses.</p> <p>xx1x <b>WP</b> — This peripheral is write protected. If a write access is attempted, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.</p> <p>x0xx <b>SP</b> — This peripheral does not require supervisor privilege level for accesses.</p> <p>x1xx <b>SP</b> — This peripheral requires supervisor privilege level for accesses. The master privilege level must indicate supervisor via the hprot[1] access attribute, and the MPROTx[MPL] control bit for the master must be set. If not, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.</p> <p>0xxx <b>BW</b> — Write accesses to this peripheral are not bufferable by the AIPSTZ.</p> <p>1xxx <b>BW</b> — Write accesses to this peripheral are allowed to be buffered by the AIPSTZ.</p>
19–16 OPAC27	<p>Off-platform Peripheral Access Control 27</p> <p>xxx0 <b>TP</b> — Accesses from an untrusted master are allowed.</p> <p>xxx1 <b>TP</b> — Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.</p> <p>xx0x <b>WP</b> — This peripheral allows write accesses.</p> <p>xx1x <b>WP</b> — This peripheral is write protected. If a write access is attempted, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.</p> <p>x0xx <b>SP</b> — This peripheral does not require supervisor privilege level for accesses.</p> <p>x1xx <b>SP</b> — This peripheral requires supervisor privilege level for accesses. The master privilege level must indicate supervisor via the hprot[1] access attribute, and the MPROTx[MPL] control bit for the master must be set. If not, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.</p> <p>0xxx <b>BW</b> — Write accesses to this peripheral are not bufferable by the AIPSTZ.</p> <p>1xxx <b>BW</b> — Write accesses to this peripheral are allowed to be buffered by the AIPSTZ.</p>
15–12 OPAC28	<p>Off-platform Peripheral Access Control 28</p> <p>xxx0 <b>TP</b> — Accesses from an untrusted master are allowed.</p> <p>xxx1 <b>TP</b> — Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.</p> <p>xx0x <b>WP</b> — This peripheral allows write accesses.</p> <p>xx1x <b>WP</b> — This peripheral is write protected. If a write access is attempted, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.</p> <p>x0xx <b>SP</b> — This peripheral does not require supervisor privilege level for accesses.</p> <p>x1xx <b>SP</b> — This peripheral requires supervisor privilege level for accesses. The master privilege level must indicate supervisor via the hprot[1] access attribute, and the MPROTx[MPL] control bit for the master must be set. If not, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.</p> <p>0xxx <b>BW</b> — Write accesses to this peripheral are not bufferable by the AIPSTZ.</p> <p>1xxx <b>BW</b> — Write accesses to this peripheral are allowed to be buffered by the AIPSTZ.</p>
11–8 OPAC29	<p>Off-platform Peripheral Access Control 29</p>

*Table continues on the next page...*

## AIPSTZx\_OPACR3 field descriptions (continued)

Field	Description
xxx0	<b>TP</b> — Accesses from an untrusted master are allowed.
xxx1	<b>TP</b> — Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.
xx0x	<b>WP</b> — This peripheral allows write accesses.
xx1x	<b>WP</b> — This peripheral is write protected. If a write access is attempted, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.
x0xx	<b>SP</b> — This peripheral does not require supervisor privilege level for accesses.
x1xx	<b>SP</b> — This peripheral requires supervisor privilege level for accesses. The master privilege level must indicate supervisor via the hprot[1] access attribute, and the MPROTx[MPL] control bit for the master must be set. If not, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.
0xxx	<b>BW</b> — Write accesses to this peripheral are not bufferable by the AIPSTZ.
1xxx	<b>BW</b> — Write accesses to this peripheral are allowed to be buffered by the AIPSTZ.
7–4 OPAC30	Off-platform Peripheral Access Control 30 xxx0 <b>TP</b> — Accesses from an untrusted master are allowed. xxx1 <b>TP</b> — Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. xx0x <b>WP</b> — This peripheral allows write accesses. xx1x <b>WP</b> — This peripheral is write protected. If a write access is attempted, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. x0xx <b>SP</b> — This peripheral does not require supervisor privilege level for accesses. x1xx <b>SP</b> — This peripheral requires supervisor privilege level for accesses. The master privilege level must indicate supervisor via the hprot[1] access attribute, and the MPROTx[MPL] control bit for the master must be set. If not, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0xxx <b>BW</b> — Write accesses to this peripheral are not bufferable by the AIPSTZ. 1xxx <b>BW</b> — Write accesses to this peripheral are allowed to be buffered by the AIPSTZ.
OPAC31	Off-platform Peripheral Access Control 31 xxx0 <b>TP</b> — Accesses from an untrusted master are allowed. xxx1 <b>TP</b> — Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. xx0x <b>WP</b> — This peripheral allows write accesses. xx1x <b>WP</b> — This peripheral is write protected. If a write access is attempted, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. x0xx <b>SP</b> — This peripheral does not require supervisor privilege level for accesses. x1xx <b>SP</b> — This peripheral requires supervisor privilege level for accesses. The master privilege level must indicate supervisor via the hprot[1] access attribute, and the MPROTx[MPL] control bit for the master must be set. If not, the access is terminated with an error response and no peripheral access is initiated on the IPS bus. 0xxx <b>BW</b> — Write accesses to this peripheral are not bufferable by the AIPSTZ. 1xxx <b>BW</b> — Write accesses to this peripheral are allowed to be buffered by the AIPSTZ.



## 13.8.6 Off-Platform Peripheral Access Control Registers (AIPSTZx\_OPACR4)

Each of the off-platform peripherals have an Off-platform Peripheral Access Control Register (AIPSTZ\_OPACR) which defines the access levels supported by the given block.

Each AIPSTZ\_OPACR has the following format shown in [Table 13-9](#)

Address: Base address + 50h offset

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0								
R	OPAC32								OPAC33								Reserved																							
W	OPAC32								OPAC33								Reserved																							
Reset	0	1	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0	1	0	0								

**AIPSTZx\_OPACR4 field descriptions**

Field	Description
31–28 OPAC32	<p>Off-platform Peripheral Access Control 32</p> <p>xxx0 <b>TP</b> — Accesses from an untrusted master are allowed.</p> <p>xxx1 <b>TP</b> — Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.</p> <p>xx0x <b>WP</b> — This peripheral allows write accesses.</p> <p>xx1x <b>WP</b> — This peripheral is write protected. If a write access is attempted, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.</p> <p>x0xx <b>SP</b> — This peripheral does not require supervisor privilege level for accesses.</p> <p>x1xx <b>SP</b> — This peripheral requires supervisor privilege level for accesses. The master privilege level must indicate supervisor via the hprot[1] access attribute, and the MPROTx[MPL] control bit for the master must be set. If not, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.</p> <p>0xxx <b>BW</b> — Write accesses to this peripheral are not bufferable by the AIPSTZ.</p> <p>1xxx <b>BW</b> — Write accesses to this peripheral are allowed to be buffered by the AIPSTZ.</p>
27–24 OPAC33	<p>Off-platform Peripheral Access Control 33</p> <p>xxx0 <b>TP</b> — Accesses from an untrusted master are allowed.</p> <p>xxx1 <b>TP</b> — Accesses from an untrusted master are not allowed. If an access is attempted by an untrusted master, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.</p> <p>xx0x <b>WP</b> — This peripheral allows write accesses.</p> <p>xx1x <b>WP</b> — This peripheral is write protected. If a write access is attempted, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.</p> <p>x0xx <b>SP</b> — This peripheral does not require supervisor privilege level for accesses.</p> <p>x1xx <b>SP</b> — This peripheral requires supervisor privilege level for accesses. The master privilege level must indicate supervisor via the hprot[1] access attribute, and the MPROTx[MPL] control bit for the master must be set. If not, the access is terminated with an error response and no peripheral access is initiated on the IPS bus.</p> <p>0xxx <b>BW</b> — Write accesses to this peripheral are not bufferable by the AIPSTZ.</p> <p>1xxx <b>BW</b> — Write accesses to this peripheral are allowed to be buffered by the AIPSTZ.</p>

*Table continues on the next page...*

**AIPSTZx\_OPACR4 field descriptions (continued)**

Field	Description
-	This field is reserved. Reserved