

## 50.6 Power Modes

### 50.6.1 Reverse Well Biasing

The reverse well biasing module on the chip includes a self-clocked/self-regulating charge-pump circuit to generate a negative bias voltage for the floating PWELL, and a low-power regulator to generate a positive bias voltage for the NWELL of digital logic cells on the SOC power domain.

Static leakage reduction can be achieved through the use of these reverse well bias voltages. Typical power consumption of the module is 50 µA when driving a 10-nF purely capacitive load.

## 50.7 PMU Memory Map/Register Definition

The register definitions that affect the behavior of the digital LDO regulators follow.

### NOTE

Some of the registers are collections of bits that affect multiple components on the chip. Those that are not pertinent to this chapter have comments in the related register bitfields.

If a full description is desired, please consult the full register programming reference in the related block.

**PMU memory map**

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
20C_8110	Regulator 1P1 Register (PMU_REG_1P1)	32	R/W	0000_1073h	<a href="#">50.7.1/4439</a>
20C_8120	Regulator 3P0 Register (PMU_REG_3P0)	32	R/W	0000_0F74h	<a href="#">50.7.2/4442</a>
20C_8130	Regulator 2P5 Register (PMU_REG_2P5)	32	R/W	0000_5071h	<a href="#">50.7.3/4444</a>
20C_8140	Digital Regulator Core Register (PMU_REG_CORE)	32	R/W	0040_2010h	<a href="#">50.7.4/4446</a>
20C_8150	Miscellaneous Register 0 (PMU_MISC0)	32	R/W	0400_0000h	<a href="#">50.7.5/4449</a>
20C_8160	Miscellaneous Register 1 (PMU_MISC1)	32	R/W	0000_0000h	<a href="#">50.7.6/4452</a>
20C_8164	Miscellaneous Register 1 (PMU_MISC1_SET)	32	R/W	0000_0000h	<a href="#">50.7.6/4452</a>
20C_8168	Miscellaneous Register 1 (PMU_MISC1_CLR)	32	R/W	0000_0000h	<a href="#">50.7.6/4452</a>
20C_816C	Miscellaneous Register 1 (PMU_MISC1_TOG)	32	R/W	0000_0000h	<a href="#">50.7.6/4452</a>
20C_8170	Miscellaneous Control Register (PMU_MISC2)	32	R/W	0027_2727h	<a href="#">50.7.7/4455</a>
20C_8174	Miscellaneous Control Register (PMU_MISC2_SET)	32	R/W	0027_2727h	<a href="#">50.7.7/4455</a>

*Table continues on the next page...*


**PMU memory map (continued)**

Absolute address (hex)	Register name	Width (in bits)	Access	Reset value	Section/page
20C_8178	Miscellaneous Control Register (PMU_MISC2_CLR)	32	R/W	0027_2727h	<a href="#">50.7.7/4455</a>
20C_817C	Miscellaneous Control Register (PMU_MISC2_TOG)	32	R/W	0027_2727h	<a href="#">50.7.7/4455</a>


### 50.7.1 Regulator 1P1 Register (PMU\_REG\_1P1)

This register defines the control and status bits for the 1.1V regulator. This regulator is designed to power the digital portions of the analog cells.

Address: 20C\_8000h base + 110h offset = 20C\_8110h



## PMU Memory Map/Register Definition



### PMU\_REG\_1P1 field descriptions

Field	Description
31–18 -	This field is reserved.
17 OK_VDD1P1	Status bit that signals when the regulator output is ok. 1 = regulator output > brownout target
16 BO_VDD1P1	Status bit that signals when a brownout is detected on the regulator output.
15–13 -	This field is reserved.
12–8 OUTPUT_TRG	Control bits to adjust the regulator output voltage. Each LSB is worth 25mV. Programming examples are detailed below. Other output target voltages may be interpolated from these examples. Choices must be in this range: 0x1b >= output_trg >= 0x04  <b>NOTE:</b> There may be reduced chip functionality or reliability at the extremes of the programming range.  0x04 0.8V 0x10 1.1V 0x1b 1.375V
7 -	This field is reserved.
6–4 BO_OFFSET	Control bits to adjust the regulator brownout offset voltage in 25mV steps. The reset brown-offset is 175mV below the programmed target code. Brownout target = OUTPUT_TRG - BO_OFFSET. Some steps may be irrelevant because of input supply limitations or load operation.
3 ENABLE_PULLDOWN	Control bit to enable the pull-down circuitry in the regulator
2 ENABLE_ILIMIT	Control bit to enable the current-limit circuitry in the regulator.

Table continues on the next page...

**PMU\_REG\_1P1 field descriptions (continued)**

Field	Description
1 ENABLE_BO	Control bit to enable the brownout circuitry in the regulator.
0 ENABLE_LINREG	Control bit to enable the regulator output.

## 50.7.2 Regulator 3P0 Register (PMU\_REG\_3P0)

This register defines the control and status bits for the 3.0V regulator powered by the host USB VBUS pin.

Address: 20C\_8000h base + 120h offset = 20C\_8120h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R															OK_VDD3P0	BO_VDD3P0
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R															ENABLE_BO	ENABLE_LINREG
W																
Reset	0	0	0	0	1	1	1	1	0	1	1	1	0	1	0	0

### PMU\_REG\_3P0 field descriptions

Field	Description
31–18 -	This field is reserved.

Table continues on the next page...


**PMU\_REG\_3P0 field descriptions (continued)**

Field	Description
17 OK_VDD3P0	Status bit that signals when the regulator output is ok. 1 = regulator output > brownout target
16 BO_VDD3P0	Status bit that signals when a brownout is detected on the regulator output.
15–13 -	This field is reserved.
12–8 OUTPUT_TRG	Control bits to adjust the regulator output voltage. Each LSB is worth 25mV. Programming examples are detailed below. Other output target voltages may be interpolated from these examples.  <b>NOTE:</b> There may be reduced chip functionality or reliability at the extremes of the programming range.  0x00 2.625V 0x0f 3.000V 0x1f 3.400V
7 VBUS_SEL	Select input voltage source for LDO_3P0 from either USB_H1_VBUS or USB_OTG_VBUS. If only one of the two VBUS voltages is present, it will automatically be selected.  0 <b>USB_H1_VBUS</b> — Utilize VBUS H1 for power 1 <b>USB_OTG_VBUS</b> — Utilize VBUS OTG for power
6–4 BO_OFFSET	Control bits to adjust the regulator brownout offset voltage in 25mV steps. The reset brown-offset is 175mV below the programmed target code. Brownout target = OUTPUT_TRG - BO_OFFSET. Some steps may not be relevant because of input supply limitations or load operation.
3 -	Reserved
2 ENABLE_ILIMIT	Control bit to enable the current-limit circuitry in the regulator.
1 ENABLE_BO	Control bit to enable the brownout circuitry in the regulator.
0 ENABLE_LINREG	Control bit to enable the regulator output to be set by the programmed target voltage setting and internal bandgap reference.

### 50.7.3 Regulator 2P5 Register (PMU\_REG\_2P5)

This register defines the control and status bits for the 2.5V regulator.

Address: 20C\_8000h base + 130h offset = 20C\_8130h

**PMU\_REG\_2P5 field descriptions**

Field	Description
31–19 -	This field is reserved.
18 ENABLE_ WEAK_LINREG	Enables the weak 2p5 regulator. This low power regulator is used when the main 2p5 regulator is disabled to keep the 2.5V output roughly at 2.5V. Scales directly with the value of VDDHIGH_IN.
17 OK_VDD2P5	Status bit that signals when the regulator output is ok. 1 = regulator output > brownout target
16 BO_VDD2P5	Status bit that signals when a brownout is detected on the regulator output.
15–13 -	This field is reserved.
12–8 OUTPUT_TRG	Control bits to adjust the regulator output voltage. Each LSB is worth 25mV. Programming examples are detailed below. Other output target voltages may be interpolated from these examples.  <b>NOTE:</b> There may be reduced chip functionality or reliability at the extremes of the programming range.  0x00 2.10V 0x10 2.50V 0x1f 2.875V
7 -	This field is reserved.
6–4 BO_OFFSET	Control bits to adjust the regulator brownout offset voltage in 25mV steps. The reset brown-offset is 175mV below the programmed target code. Brownout target = OUTPUT_TRG - BO_OFFSET. Some steps may be irrelevant because of input supply limitations or load operation.
3 ENABLE_ PULLDOWN	Control bit to enable the pull-down circuitry in the regulator

Table continues on the next page...

**PMU\_REG\_2P5 field descriptions (continued)**

Field	Description
2 ENABLE_ILIMIT	Control bit to enable the current-limit circuitry in the regulator.
1 ENABLE_BO	Control bit to enable the brownout circuitry in the regulator.
0 ENABLE_LINREG	Control bit to enable the regulator output.

**50.7.4 Digital Regulator Core Register (PMU\_REG\_CORE)**

This register defines the function of the digital regulators

Address: 20C\_8000h base + 140h offset = 20C\_8140h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R																
	Reserved		FET_ODRIVE		Reserved							REG2_TARG		Reserved		
W																
Reset	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R																
	Reserved			REG1_TARG						Reserved			REG0_TARG			
W																
Reset	0	0	1	0	0	0	0	0	0	0	0	1	0	0	0	0

**PMU\_REG\_CORE field descriptions**

Field	Description
31–30 -	This field is reserved.
29 FET_ODRIVE	If set, increases the gate drive on power gating FETs to reduce leakage in the off state. Care must be taken to apply this bit only when the input supply voltage to the power FET is less than 1.1V.  <b>NOTE:</b> This bit should only be used in low-power modes where the external input supply voltage is nominally 0.9V.
28–23 -	This field is reserved.

Table continues on the next page...

**PMU\_REG\_CORE field descriptions (continued)**

Field	Description																		
22–18 REG2_TARG	<p>This field defines the target voltage for the SOC power domain. Single-bit increments reflect 25mV core voltage steps. Some steps may not be relevant because of input supply limitations or load operation.</p> <p><b>NOTE:</b> This register is capable of programming an over-voltage condition on the device. Consult the datasheet Operating Ranges table for the allowed voltages.</p> <table> <tbody> <tr><td>00000</td><td>Power gated off</td></tr> <tr><td>00001</td><td>Target core voltage = 0.725V</td></tr> <tr><td>00010</td><td>Target core voltage = 0.750V</td></tr> <tr><td>00011</td><td>Target core voltage = 0.775V</td></tr> <tr><td>...</td><td></td></tr> <tr><td>10000</td><td>Target core voltage = 1.100V</td></tr> <tr><td>...</td><td></td></tr> <tr><td>11110</td><td>Target core voltage = 1.450V</td></tr> <tr><td>11111</td><td>Power FET switched full on. No regulation.</td></tr> </tbody> </table>	00000	Power gated off	00001	Target core voltage = 0.725V	00010	Target core voltage = 0.750V	00011	Target core voltage = 0.775V	...		10000	Target core voltage = 1.100V	...		11110	Target core voltage = 1.450V	11111	Power FET switched full on. No regulation.
00000	Power gated off																		
00001	Target core voltage = 0.725V																		
00010	Target core voltage = 0.750V																		
00011	Target core voltage = 0.775V																		
...																			
10000	Target core voltage = 1.100V																		
...																			
11110	Target core voltage = 1.450V																		
11111	Power FET switched full on. No regulation.																		
17–14 -	This field is reserved.																		
13–9 REG1_TARG	<p>This field defines the target voltage for the VPU/GPU power domain. Single-bit increments reflect 25mV core voltage steps. Some steps may not be relevant because of input supply limitations or load operation.</p> <p><b>NOTE:</b> This register is capable of programming an over-voltage condition on the device. Consult the datasheet Operating Ranges table for the allowed voltages.</p> <table> <tbody> <tr><td>00000</td><td>Power gated off</td></tr> <tr><td>00001</td><td>Target core voltage = 0.725V</td></tr> <tr><td>00010</td><td>Target core voltage = 0.750V</td></tr> <tr><td>00011</td><td>Target core voltage = 0.775V</td></tr> <tr><td>...</td><td></td></tr> <tr><td>10000</td><td>Target core voltage = 1.100V</td></tr> <tr><td>...</td><td></td></tr> <tr><td>11110</td><td>Target core voltage = 1.450V</td></tr> <tr><td>11111</td><td>Power FET switched full on. No regulation.</td></tr> </tbody> </table>	00000	Power gated off	00001	Target core voltage = 0.725V	00010	Target core voltage = 0.750V	00011	Target core voltage = 0.775V	...		10000	Target core voltage = 1.100V	...		11110	Target core voltage = 1.450V	11111	Power FET switched full on. No regulation.
00000	Power gated off																		
00001	Target core voltage = 0.725V																		
00010	Target core voltage = 0.750V																		
00011	Target core voltage = 0.775V																		
...																			
10000	Target core voltage = 1.100V																		
...																			
11110	Target core voltage = 1.450V																		
11111	Power FET switched full on. No regulation.																		
8–5 -	This field is reserved.																		
REG0_TARG	<p>This field defines the target voltage for the ARM core power domain. Single-bit increments reflect 25mV core voltage steps. Some steps may not be relevant because of input supply limitations or load operation.</p> <p><b>NOTE:</b> This register is capable of programming an over-voltage condition on the device. Consult the datasheet Operating Ranges table for the allowed voltages.</p> <table> <tbody> <tr><td>00000</td><td>Power gated off</td></tr> <tr><td>00001</td><td>Target core voltage = 0.725V</td></tr> <tr><td>00010</td><td>Target core voltage = 0.750V</td></tr> <tr><td>00011</td><td>Target core voltage = 0.775V</td></tr> <tr><td>...</td><td></td></tr> <tr><td>10000</td><td>Target core voltage = 1.100V</td></tr> <tr><td>...</td><td></td></tr> </tbody> </table>	00000	Power gated off	00001	Target core voltage = 0.725V	00010	Target core voltage = 0.750V	00011	Target core voltage = 0.775V	...		10000	Target core voltage = 1.100V	...					
00000	Power gated off																		
00001	Target core voltage = 0.725V																		
00010	Target core voltage = 0.750V																		
00011	Target core voltage = 0.775V																		
...																			
10000	Target core voltage = 1.100V																		
...																			

*Table continues on the next page...*

**PMU\_REG\_CORE field descriptions (continued)**

Field	Description
11110	Target core voltage = 1.450V
11111	Power FET switched full on. No regulation.

## 50.7.5 Miscellaneous Register 0 (PMU\_MISC0)

This register defines the control and status bits for miscellaneous analog blocks.

Address: 20C\_8000h base + 150h offset = 20C\_8150h

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R																
	Reserved			CLKGATE_DELAY				CLKGATE_CTRL								
W																
Reset	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R																
	OSC_I		Reserved	STOP_MODE_CONFIG					REFTOP_VBGUP				REFTOP_SELFBIASOFF			REFTOP_PWD
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

## PMU\_MISC0 field descriptions

Field	Description																
31–29 -	This field is reserved.																
28–26 CLKGATE_DELAY	<p>This field specifies the delay between powering up the XTAL 24MHz clock and releasing the clock to the digital logic inside the analog block.</p> <p><b>NOTE:</b> Do not change the field during a low power event. This is not a field that the user would normally need to modify.</p> <p><b>NOTE:</b> Not related to PMU.</p> <table> <tr><td>000</td><td>0.5ms</td></tr> <tr><td>001</td><td>1.0ms</td></tr> <tr><td>010</td><td>2.0ms</td></tr> <tr><td>011</td><td>3.0ms</td></tr> <tr><td>100</td><td>4.0ms</td></tr> <tr><td>101</td><td>5.0ms</td></tr> <tr><td>110</td><td>6.0ms</td></tr> <tr><td>111</td><td>7.0ms</td></tr> </table>	000	0.5ms	001	1.0ms	010	2.0ms	011	3.0ms	100	4.0ms	101	5.0ms	110	6.0ms	111	7.0ms
000	0.5ms																
001	1.0ms																
010	2.0ms																
011	3.0ms																
100	4.0ms																
101	5.0ms																
110	6.0ms																
111	7.0ms																
25 CLKGATE_CTRL	<p>This bit allows disabling the clock gate (always ungated) for the xtal 24MHz clock that clocks the digital logic in the analog block.</p> <p><b>NOTE:</b> Do not change the field during a low power event. This is not a field that the user would normally need to modify.</p> <p><b>NOTE:</b> Not related to PMU.</p> <p>0 <b>ALLOW_AUTO_GATE</b> — Allow the logic to automatically gate the clock when the XTAL is powered down.      1 <b>NO_AUTO_GATE</b> — Prevent the logic from ever gating off the clock.</p>																
24–20 -	This field is reserved. Always set to zero.																
19–18 WBCP_VPW_THRESH	<p>This signal alters the voltage that the pwell is charged pumped to.</p> <table> <tr><td>00</td><td><b>NOMINAL_BIAS</b> — Nominal output pwell bias voltage.</td></tr> <tr><td>01</td><td><b>PLUS_25MV</b> — Increase pwell output voltage by 25mV.</td></tr> <tr><td>10</td><td><b>MINUS_25MV</b> — Decrease pwell output pwell voltage by 25mV.</td></tr> <tr><td>11</td><td><b>MINUS_50MV</b> — Decrease pwell output pwell voltage by 50mV.</td></tr> </table>	00	<b>NOMINAL_BIAS</b> — Nominal output pwell bias voltage.	01	<b>PLUS_25MV</b> — Increase pwell output voltage by 25mV.	10	<b>MINUS_25MV</b> — Decrease pwell output pwell voltage by 25mV.	11	<b>MINUS_50MV</b> — Decrease pwell output pwell voltage by 50mV.								
00	<b>NOMINAL_BIAS</b> — Nominal output pwell bias voltage.																
01	<b>PLUS_25MV</b> — Increase pwell output voltage by 25mV.																
10	<b>MINUS_25MV</b> — Decrease pwell output pwell voltage by 25mV.																
11	<b>MINUS_50MV</b> — Decrease pwell output pwell voltage by 50mV.																
17 OSC_XTALOK_EN	<p>This bit enables the detector that signals when the 24MHz crystal oscillator is stable.</p> <p><b>NOTE:</b> Not related to PMU, Clocking content</p>																
16 OSC_XTALOK	<p>Status bit that signals that the output of the 24-MHz crystal oscillator is stable. Generated from a timer and active detection of the actual frequency.</p> <p><b>NOTE:</b> Not related to PMU, clocking content.</p>																
15–14 OSC_I	<p>This field determines the bias current in the 24MHz oscillator. The aim is to start up with the highest bias current, which can be decreased after startup if it is determined to be acceptable.</p> <p><b>NOTE:</b> Not related to PMU.</p>																

*Table continues on the next page...*

## PMU\_MISC0 field descriptions (continued)

Field	Description
	00 <b>NOMINAL</b> — Nominal 01 <b>MINUS_12_5_PERCENT</b> — Decrease current by 12.5% 10 <b>MINUS_25_PERCENT</b> — Decrease current by 25.0% 11 <b>MINUS_37_5_PERCENT</b> — Decrease current by 37.5%
13 Reserved	This field is reserved. Reserved
12 STOP_MODE_CONFIG	Configure the analog behavior in stop mode. 0x0 <b>DEEP</b> — Deep Stop Mode - 0x0 All analog except RTC powered down on Stop mode assertion 0x1 <b>LIGHT</b> — Light Stop Mode - 0x1 All the analog domain except the LDO_1P1, LDO_2P5, and PLL3 is powered down on STOP mode assertion. If required the CCM can be configured not to power down the oscillator (XTALOSC). PLL3 can be disabled with register settings if desired.
11–8 -	This field is reserved. Reserved
7 REFTOP_VBGUP	Status bit that signals the analog bandgap voltage is up and stable. 1 - Stable.
6–4 REFTOP_VBGADJ	000 Nominal VBG 001 VBG+0.78% 010 VBG+1.56% 011 VBG+2.34% 100 VBG-0.78% 101 VBG-1.56% 110 VBG-2.34% 111 VBG-3.12%
3 REFTOP_SELFBIASOFF	Control bit to disable the self-bias circuit in the analog bandgap. The self-bias circuit is used by the bandgap during startup. This bit should be set after the bandgap has stabilized and is necessary for best noise performance of analog blocks using the outputs of the bandgap.  <b>NOTE:</b> Value should be returned to zero before removing vddhigh_in or asserting bit 0 of this register (REFTOP_PWD) to assure proper restart of the circuit.  0 Uses coarse bias currents for startup 1 Uses bandgap-based bias currents for best performance.
2–1 -	This field is reserved.
0 REFTOP_PWD	Control bit to power-down the analog bandgap reference circuitry.  <b>NOTE:</b> A note of caution, the bandgap is necessary for correct operation of most of the LDO, pll, and other analog functions on the die.

## 50.7.6 Miscellaneous Register 1 (PMU\_MISC1n)

This register defines the control and status bits for miscellaneous analog blocks. The LVDS1 and LVDS2 controls below control the behavior of the anaclk1/1b and anaclk2/2b LVDS IO's.

Address: 20C\_8000h base + 160h offset + (4d × i), where i=0d to 3d

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	IRQ_DIG_BO	IRQ_ANA_BO	IRQ_TEMPSENSE													
																Reserved
W	w1c	w1c	w1c													
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R			LVDSCLK2_IBEN	LVDSCLK1_IBEN		LVDSCLK2_OBEN		LVDSCLK1_OBEN			LVDS2_CLK_SEL		LVDS1_CLK_SEL			
W																
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### PMU\_MISC1n field descriptions

Field	Description
31 IRQ_DIG_BO	This status bit is set to one when when any of the digital regulator brownout interrupts assert. Check the regulator status bits to discover which regulator interrupt asserted.
30 IRQ_ANA_BO	This status bit is set to one when when any of the analog regulator brownout interrupts assert. Check the regulator status bits to discover which regulator interrupt asserted.

Table continues on the next page...

**PMU\_MISC1n field descriptions (continued)**

Field	Description																																												
29 IRQ_TEMPSENSE	This status bit is set to one when the temperature sensor interrupt asserts. <b>NOTE:</b> Not related to PMU, Temperature Monitor content.																																												
28–14 -	This field is reserved.																																												
13 LVDSCLK2_IBEN	This enables the LVDS input buffer for anaclk2/2b. Do not enable input and output buffers simultaneously. <b>NOTE:</b> Not related to PMU.																																												
12 LVDSCLK1_IBEN	This enables the LVDS input buffer for anaclk1/1b. Do not enable input and output buffers simultaneously. <b>NOTE:</b> Not related to PMU, Clocking content.																																												
11 LVDSCLK2_OBEN	This enables the LVDS output buffer for anaclk2/2b. Do not enable input and output buffers simultaneously. <b>NOTE:</b> Not related to PMU.																																												
10 LVDSCLK1_OBEN	This enables the LVDS output buffer for anaclk1/1b. Do not enable input and output buffers simultaneously. <b>NOTE:</b> Not related to PMU, clocking content.																																												
9–5 LVDS2_CLK_SEL	This field selects the clk to be routed to anaclk2/2b. <b>NOTE:</b> Not related to PMU.  <table> <tbody> <tr><td>00000</td><td><b>ARM_PLL</b> — Arm PLL</td></tr> <tr><td>00001</td><td><b>SYS_PLL</b> — System PLL</td></tr> <tr><td>00010</td><td><b>PFD4</b> — pfd4</td></tr> <tr><td>00011</td><td><b>PFD5</b> — pfd5</td></tr> <tr><td>00100</td><td><b>PFD6</b> — pfd6</td></tr> <tr><td>00101</td><td><b>PFD7</b> — pfd7</td></tr> <tr><td>00110</td><td><b>AUDIO_PLL</b> — Audio PLL</td></tr> <tr><td>00111</td><td><b>VIDEO_PLL</b> — Video PLL</td></tr> <tr><td>01000</td><td><b>MLB_PLL</b> — MLB PLL</td></tr> <tr><td>01001</td><td><b>ETHERNET_REF</b> — ethernet ref clock</td></tr> <tr><td>01010</td><td><b>PCIE_REF</b> — PCIe ref clock</td></tr> <tr><td>01011</td><td><b>SATA_REF</b> — SATA ref clock</td></tr> <tr><td>01100</td><td><b>USB1_PLL</b> — USB1 PLL clock</td></tr> <tr><td>01101</td><td><b>USB2_PLL</b> — USB2 PLL clock</td></tr> <tr><td>01110</td><td><b>PFD0</b> — pfd0</td></tr> <tr><td>01111</td><td><b>PFD1</b> — pfd1</td></tr> <tr><td>10000</td><td><b>PFD2</b> — pfd2</td></tr> <tr><td>10001</td><td><b>PFD3</b> — pfd3</td></tr> <tr><td>10010</td><td><b>XTAL</b> — xtal</td></tr> <tr><td>10011</td><td><b>LVDS1</b> — LVDS1 (loopback)</td></tr> <tr><td>10100</td><td><b>LVDS2</b> — LVDS2 (not useful)</td></tr> <tr><td>10101 to 11111</td><td>pfd7</td></tr> </tbody> </table>	00000	<b>ARM_PLL</b> — Arm PLL	00001	<b>SYS_PLL</b> — System PLL	00010	<b>PFD4</b> — pfd4	00011	<b>PFD5</b> — pfd5	00100	<b>PFD6</b> — pfd6	00101	<b>PFD7</b> — pfd7	00110	<b>AUDIO_PLL</b> — Audio PLL	00111	<b>VIDEO_PLL</b> — Video PLL	01000	<b>MLB_PLL</b> — MLB PLL	01001	<b>ETHERNET_REF</b> — ethernet ref clock	01010	<b>PCIE_REF</b> — PCIe ref clock	01011	<b>SATA_REF</b> — SATA ref clock	01100	<b>USB1_PLL</b> — USB1 PLL clock	01101	<b>USB2_PLL</b> — USB2 PLL clock	01110	<b>PFD0</b> — pfd0	01111	<b>PFD1</b> — pfd1	10000	<b>PFD2</b> — pfd2	10001	<b>PFD3</b> — pfd3	10010	<b>XTAL</b> — xtal	10011	<b>LVDS1</b> — LVDS1 (loopback)	10100	<b>LVDS2</b> — LVDS2 (not useful)	10101 to 11111	pfd7
00000	<b>ARM_PLL</b> — Arm PLL																																												
00001	<b>SYS_PLL</b> — System PLL																																												
00010	<b>PFD4</b> — pfd4																																												
00011	<b>PFD5</b> — pfd5																																												
00100	<b>PFD6</b> — pfd6																																												
00101	<b>PFD7</b> — pfd7																																												
00110	<b>AUDIO_PLL</b> — Audio PLL																																												
00111	<b>VIDEO_PLL</b> — Video PLL																																												
01000	<b>MLB_PLL</b> — MLB PLL																																												
01001	<b>ETHERNET_REF</b> — ethernet ref clock																																												
01010	<b>PCIE_REF</b> — PCIe ref clock																																												
01011	<b>SATA_REF</b> — SATA ref clock																																												
01100	<b>USB1_PLL</b> — USB1 PLL clock																																												
01101	<b>USB2_PLL</b> — USB2 PLL clock																																												
01110	<b>PFD0</b> — pfd0																																												
01111	<b>PFD1</b> — pfd1																																												
10000	<b>PFD2</b> — pfd2																																												
10001	<b>PFD3</b> — pfd3																																												
10010	<b>XTAL</b> — xtal																																												
10011	<b>LVDS1</b> — LVDS1 (loopback)																																												
10100	<b>LVDS2</b> — LVDS2 (not useful)																																												
10101 to 11111	pfd7																																												

Table continues on the next page...

## PMU\_MISC1n field descriptions (continued)

Field	Description																																												
LVDS1_CLK_SEL	<p>This field selects the clk to be routed to anaclk2/2b.</p> <p><b>NOTE:</b> Not related to PMU.</p> <table> <tbody> <tr><td>00000</td><td><b>ARM_PLL</b> — Arm PLL</td></tr> <tr><td>00001</td><td><b>SYS_PLL</b> — System PLL</td></tr> <tr><td>00010</td><td><b>PFD4</b> — pfd4</td></tr> <tr><td>00011</td><td><b>PFD5</b> — pfd5</td></tr> <tr><td>00100</td><td><b>PFD6</b> — pfd6</td></tr> <tr><td>00101</td><td><b>PFD7</b> — pfd7</td></tr> <tr><td>00110</td><td><b>AUDIO_PLL</b> — Audio PLL</td></tr> <tr><td>00111</td><td><b>VIDEO_PLL</b> — Video PLL</td></tr> <tr><td>01000</td><td><b>MLB_PLL</b> — MLB PLL</td></tr> <tr><td>01001</td><td><b>ETHERNET_REF</b> — ethernet ref clock</td></tr> <tr><td>01010</td><td><b>PCIE_REF</b> — PCIe ref clock</td></tr> <tr><td>01011</td><td><b>SATA_REF</b> — SATA ref clock</td></tr> <tr><td>01100</td><td><b>USB1_PLL</b> — USB1 PLL clock</td></tr> <tr><td>01101</td><td><b>USB2_PLL</b> — USB2 PLL clock</td></tr> <tr><td>01110</td><td><b>PFD0</b> — pfd0</td></tr> <tr><td>01111</td><td><b>PFD1</b> — pfd1</td></tr> <tr><td>10000</td><td><b>PFD2</b> — pfd2</td></tr> <tr><td>10001</td><td><b>PFD3</b> — pfd3</td></tr> <tr><td>10010</td><td><b>XTAL</b> — xtal</td></tr> <tr><td>10011</td><td><b>LVDS1</b> — LVDS1 (loopback)</td></tr> <tr><td>10100</td><td><b>LVDS2</b> — LVDS2 (not useful)</td></tr> <tr><td>10101 to 11111</td><td>pfd7</td></tr> </tbody> </table>	00000	<b>ARM_PLL</b> — Arm PLL	00001	<b>SYS_PLL</b> — System PLL	00010	<b>PFD4</b> — pfd4	00011	<b>PFD5</b> — pfd5	00100	<b>PFD6</b> — pfd6	00101	<b>PFD7</b> — pfd7	00110	<b>AUDIO_PLL</b> — Audio PLL	00111	<b>VIDEO_PLL</b> — Video PLL	01000	<b>MLB_PLL</b> — MLB PLL	01001	<b>ETHERNET_REF</b> — ethernet ref clock	01010	<b>PCIE_REF</b> — PCIe ref clock	01011	<b>SATA_REF</b> — SATA ref clock	01100	<b>USB1_PLL</b> — USB1 PLL clock	01101	<b>USB2_PLL</b> — USB2 PLL clock	01110	<b>PFD0</b> — pfd0	01111	<b>PFD1</b> — pfd1	10000	<b>PFD2</b> — pfd2	10001	<b>PFD3</b> — pfd3	10010	<b>XTAL</b> — xtal	10011	<b>LVDS1</b> — LVDS1 (loopback)	10100	<b>LVDS2</b> — LVDS2 (not useful)	10101 to 11111	pfd7
00000	<b>ARM_PLL</b> — Arm PLL																																												
00001	<b>SYS_PLL</b> — System PLL																																												
00010	<b>PFD4</b> — pfd4																																												
00011	<b>PFD5</b> — pfd5																																												
00100	<b>PFD6</b> — pfd6																																												
00101	<b>PFD7</b> — pfd7																																												
00110	<b>AUDIO_PLL</b> — Audio PLL																																												
00111	<b>VIDEO_PLL</b> — Video PLL																																												
01000	<b>MLB_PLL</b> — MLB PLL																																												
01001	<b>ETHERNET_REF</b> — ethernet ref clock																																												
01010	<b>PCIE_REF</b> — PCIe ref clock																																												
01011	<b>SATA_REF</b> — SATA ref clock																																												
01100	<b>USB1_PLL</b> — USB1 PLL clock																																												
01101	<b>USB2_PLL</b> — USB2 PLL clock																																												
01110	<b>PFD0</b> — pfd0																																												
01111	<b>PFD1</b> — pfd1																																												
10000	<b>PFD2</b> — pfd2																																												
10001	<b>PFD3</b> — pfd3																																												
10010	<b>XTAL</b> — xtal																																												
10011	<b>LVDS1</b> — LVDS1 (loopback)																																												
10100	<b>LVDS2</b> — LVDS2 (not useful)																																												
10101 to 11111	pfd7																																												

## 50.7.7 Miscellaneous Control Register (PMU\_MISC2n)

This register defines the control for miscellaneous PMU Analog blocks.

### NOTE

This register is shared with CCM.

Address: 20C\_8000h base + 170h offset + (4d × i), where i=0d to 3d

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R																
VIDEO_DIV	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	REG2_BO_OFFSET
W																
Reset	0	0	0	0	0	0	0	0	0	0	1	0	0	1	1	1

## PMU Memory Map/Register Definition

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R	AUDIO_DIV_LSB	Reserved	REG1_ENABLE_BO	Reserved	REG1_BO_STATUS	REG1_BO_OFFSET			PLL3_disable	Reserved	REG0_ENABLE_BO	Reserved	REG0_BO_STATUS	REG0_BO_OFFSET		
W																
Reset	0	0	1	0	0	1	1	1	0	0	1	0	0	1	1	1

## PMU\_MISC2n field descriptions

Field	Description
31–30 VIDEO_DIV	<p>Post-divider for video. The output clock of the video PLL should be gated prior to changing this divider to prevent glitches. This divider is feed by PLL_VIDEOOn[POST_DIV_SELECT] to achieve division ratios of /1, /2, /4, /8, and /16.</p> <p><b>NOTE:</b> Not related to PMU. See <a href="#">Clock Controller Module (CCM)</a> for more information.</p> <ul style="list-style-type: none"> <li>00 divide by 1 (Default)</li> <li>01 divide by 2</li> <li>10 divide by 1</li> <li>11 divide by 4</li> </ul>
29–28 REG2_STEP_TIME	<p>Number of clock periods (24MHz clock).</p> <ul style="list-style-type: none"> <li>00 <b>64_CLOCKS</b> — 64</li> <li>01 <b>128_CLOCKS</b> — 128</li> <li>10 <b>256_CLOCKS</b> — 256</li> <li>11 <b>512_CLOCKS</b> — 512</li> </ul>
27–26 REG1_STEP_TIME	<p>Number of clock periods (24MHz clock).</p> <ul style="list-style-type: none"> <li>00 <b>64_CLOCKS</b> — 64</li> <li>01 <b>128_CLOCKS</b> — 128</li> </ul>

Table continues on the next page...

**PMU\_MISC2n field descriptions (continued)**

Field	Description
	10 <b>256_CLOCKS</b> — 256 11 <b>512_CLOCKS</b> — 512
25–24 REG0_STEP_TIME	Number of clock periods (24MHz clock). 00 <b>64_CLOCKS</b> — 64 01 <b>128_CLOCKS</b> — 128 10 <b>256_CLOCKS</b> — 256 11 <b>512_CLOCKS</b> — 512
23 AUDIO_DIV_MSB	MSB of Post-divider for Audio PLL. The output clock of the video PLL should be gated prior to changing this divider to prevent glitches. This divider is feed by PLL_AUDIOOn[POST_DIV_SELECT] to achieve division ratios of /1, /2, /4, /8, and /16.  <b>NOTE:</b> MSB bit value pertains to the first bit, please program the LSB bit (bit 15) as well to change divider value  <b>NOTE:</b> Not related to PMU. See <a href="#">Clock Controller Module (CCM)</a> for more information.  00 divide by 1 (Default) 01 divide by 2 10 divide by 1 11 divide by 4
22 REG2_OK	Signals that the voltage is above the brownout level for the SOC supply. 1 = regulator output > brownout_target
21 REG2_ENABLE_BO	Enables the brownout detection.
20 -	This field is reserved.
19 REG2_BO_STATUS	Reg2 brownout status bit.
18–16 REG2_BO_OFFSET	This field defines the brown out voltage offset for the xPU power domain. IRQ_DIG_BO is also asserted. Single-bit increments reflect 25mV brownout voltage steps. The reset brown-offset is 175mV below the programmed target code. Brownout target = OUTPUT_TRG - BO_OFFSET. Some steps may be irrelevant because of input supply limitations or load operation.  100 Brownout offset = 0.100V 111 Brownout offset = 0.175V
15 AUDIO_DIV_LSB	LSB of Post-divider for Audio PLL. The output clock of the video PLL should be gated prior to changing this divider to prevent glitches. This divider is feed by PLL_AUDIOOn[POST_DIV_SELECT] to achieve division ratios of /1, /2, /4, /8, and /16.  <b>NOTE:</b> LSB bit value pertains to the last bit, please program the MSB bit (bit 23) as well, to change divider value  <b>NOTE:</b> Not related to PMU. See <a href="#">Clock Controller Module (CCM)</a> for more information.  00 divide by 1 (Default) 01 divide by 2 10 divide by 1 11 divide by 4

*Table continues on the next page...*

**PMU\_MISC2n field descriptions (continued)**

Field	Description
14 -	This field is reserved. Reserved
13 REG1_ENABLE_BO	Enables the brownout detection.
12 -	This field is reserved.
11 REG1_BO_STATUS	Reg1 brownout status bit.  1 Brownout, supply is below target minus brownout offset.
10–8 REG1_BO_OFFSET	This field defines the brown out voltage offset for the xPU power domain. IRQ_DIG_BO is also asserted. Single-bit increments reflect 25mV brownout voltage steps. The reset brown-offset is 175mV below the programmed target code. Brownout target = OUTPUT_TRG - BO_OFFSET. Some steps may be irrelevant because of input supply limitations or load operation.  100 Brownout offset = 0.100V 111 Brownout offset = 0.175V
7 PLL3_disable	Default value of "0". Should be set to "1" to turn off the USB-PLL(PLL3) in run mode.  <b>NOTE:</b> Not related to PMU. See <a href="#">Clock Controller Module (CCM)</a> for more information.
6 -	This field is reserved.
5 REG0_ENABLE_BO	Enables the brownout detection.
4 -	This field is reserved.
3 REG0_BO_STATUS	Reg0 brownout status bit.  1 Brownout, supply is below target minus brownout offset.
REG0_BO_OFFSET	This field defines the brown out voltage offset for the CORE power domain. IRQ_DIG_BO is also asserted. Single-bit increments reflect 25mV brownout voltage steps. Some steps may be irrelevant because of input supply limitations or load operation.  100 Brownout offset = 0.100V 111 Brownout offset = 0.175V