# Lab 11 – Exploring the Operation of a 2-Read, 1-Write Memory for use in a Basic Processor

#### Introduction

As described in the videos and lectures, a 2-read, 1-write random access memory is the basic building block for the registers inside microprocessors. In this lab you will be instantiating a small 8-word deep by 4-bit wide memory.

Most standard memories are *single port*, i.e., they have a single address bus that selects the input data path and the output data path. The next level is *dual port*, 1-read, 1-write memories. These have independent address and control signals for the read side and the write side of the memory cells. In this lab you will be exploring the operation of a 2-read, 1-write memory device. It has *three* separate address busses to access the *same* internal memory cells: one for writing, and two for reading. Thus, one can read two different words or memory locations simultaneously.

In the implementation, you will be controlling the read and write operations as well as displaying the memory contents by selecting various combinations of switches and push buttons on your Basys 3 board.

In a following lab, you will be connecting these two read outputs to an Arithmetic Logic Unit (ALU), demonstrating the basic architecture of the registers in a simple processor.

## **Detailed Specification:**

A block diagram for the top module, *memory\_display*, is illustrated below. Note there are 6 input signals/busses:

- a) the clock (clk),
- b) the reset signal (rst) (connected to the center pushbutton),
- c) switches (**sw[7:0]**),
- d) a memory write signal (m\_write) (connected to the left pushbutton),
- e) a write enable signal (w ena) (connected to switch 7),
- f) a data write bus (w\_data) (connected to switches 8-11).

There are five output signals:


- a) anode and cathode to drive the seven segment displays,
- b) a millisecond signal (m sec) which will be needed in next week's lab and

1

11/8/2018

c) **rp\_data** and **rq\_data** which are the two read ports from the memory, also needed in next week's lab.

From the block diagram, map out the functional operation of the design for the switch combinations. Compare to the functionality described in the *Functional Table* below it. This will provide you with an operating template when your design is implemented in hardware. Verify that it matches the block diagram. Note that the write functionality and the information on display digit 1 are determined by *switch 7* (connected to **w\_ena**).



2 11/8/2018

Functional Table Function: reset		
Function: write data to memory		
Inputs:		
Select write function	switch 7 – on ( <b>w_ena</b> input signal in <b>memory_display</b> )	
Write address	3-bits: switches 2-0	
Write data	4-bits: switches 11-8 (w_data input signal in memory_display)	
Command: write data to address	left pushbutton ( <i>m_write</i> input signal in <i>memory_display</i> )	
Outputs:		
Digit 0	3-bits: hexadecimal, address to write to (switches 2-0)	
Digit 1	4-bits: hexadecimal, data to write (switches 11-8)	
Digit 2	(same as read function below)	
Digit 3	(same as read function below)	
Function: read data from memory		
Inputs:		
Select read function	switch 7 – off ( <i>w_ena</i> input signal in <i>memory_display</i> )	
Read address, port p	3-bits: switches 2-0	
Read address, port q	3-bits: switches 6-4	
Outputs:		
Digit 0	3-bits: hexadecimal, address p	
Digit 1	4-bits: hexadecimal, data read from address p	
Digit 2	3-bits: hexadecimal, address q	
Digit 3	4-bits: hexadecimal, data read from address q	

#### **Design**

You will be using modules/files from your past labs/designs: <code>display\_driver</code>, <code>display\_driver\_dp</code>, <code>display\_driver\_fsm</code>, <code>divider</code>, <code>svn\_seg\_decoder</code>, and <code>anode\_decoder</code>. These will be linked automatically for you in the simulation and synthesis command scripts.

You will be provided the 2-read, 1-write memory module design: rf\_8x4\_2r1w.

A skeleton file is provided for the module shown in the block diagram: **memory\_display**. This is the only module that you need to design. The design basically involves:

- instantiating the memory,
- instantiating the display driver,
- creating the AND gate and a multiplexer (I recommend an assign statement and a combinational always block),
- and connecting all the signals.

3 11/8/2018

#### Simulation/Verification

In the simulation view, there is one self checking test bench wrapper for the above module: **tb\_memory\_display.sv**. This file will read the test vectors from **tb\_memory\_display.txt**. Neither of these two files should be edited.

Verification step:

memory\_display.sim is used to simulate the memory\_display module.

The test bench has **48** test vectors that transition based on a change of the **anode** signals. Each set of 4 vectors are monitoring the **anode** and **cathode** signals so as to monitor the values presented to each digit. The first **32** test vectors write to the 8-words of memory. In particular the **address-data** combinations are (in hexadecimal): *0-F, 1-D, 2-B, 3-9, 4-7, 5-5, 6-3, 7-1*. The final **16** test vectors read the 8-words of memory, 2 words at a time.

The output from a successful simulation will be:

```
Match--loop index i: 0

Match--loop index i: 1

Match--loop index i: 2

...

Match--loop index i: 46

Match--loop index i: 47

Simulation complete - no mismatches!!!
```

If you have mismatches, the *expected* anode and cathode values are displayed, compared to their *simulated* values. To determine the input switch settings you will have to observe the timing diagram at the appropriate value of the index *i*. An example mismatch message could be:

```
Match--loop index i: 17

Mismatch--loop index i: 18; anode, cathode expected: 1011_1000000 0, received: 1011_0011001 4

Match--loop index i: 19

anode cathode decoded cathode
```

In this example the *decoded cathode* is the digit that would be displayed on the seven segment decoder based on the *cathode* pattern.

4

Correct your mismatches before you implement the design in hardware.

11/8/2018

### **Synthesis**

Generate a bit file as you did in past labs (right click and Run on: lab11\_top\_io\_wrapper.tcl). For this lab it will be called: lab11\_top\_io\_wrapper.bit. Copy it to your flash drive to load and run it on your Basys3 board.

#### **Implementation**

Using the *Functional Table* shown previously, select the switches and push buttons to enable the required operations. In particular, test your design by writing to the 8-words some random 4-bit numbers of your choosing, i.e., part of your TUID, part of your phone number, etc. Complete the table below with the data. Then select the read mode and see that you can read back all of the stored data – and notice how you can read two different locations simultaneously.

Memory Address	Data
0	
1	
2	
3	
4	
5	
6	
7	

The ability to read two different locations simultaneously in a single memory is a subtle but important concept to understand the low level details of how a basic processor works. This will be integrated with an ALU in next week's lab to create a basic processor datapath.

5 11/8/2018