

# **GPU Optimization**



#### **Outline**

- Recap
- Thread Cooperation in GPU Computing
- GPU Memory Model
  - Shared memory
  - Constant memory
  - Global memory
- Test cases





#### **Data-Parallel Computing - Recap**

- Performs operations on a data set organized into a common structure (ef. An array)
- A set of tasks work collectively and simultaneously on the same structure with each task operating on its own portion of the structure
- Tasks perform identical operations on their portions of the structure.
   Operations on each portion must be data independent
- CUDA provide built-in variables in order to access to different data Array[threadIdx] = ...





# Data-Parallel Computing on the GPUs - Recap

- GPUs are suited for number crunching problems
- Identical operations executed on many data elements in parallel
- Lots of transistor are dedicated to the computation
   CPU





# The CUDA Programming Model


- We know that GPUs are pieces of hardware that can run many threads
- Threads are organized in grid of blocks
- Threads are executed on Streaming Multiprocessors
- But, how well do we need to know the hardware in order to obtain good performance?
- GPUs has different memory levels





#### **CUDA Thread Hierarchy**

- Thread blocks and Grids can be 1D, 2D or 3D
- Dimensions set at launch time
- Thread blocks and grids do not need to have the same dimensionality, e.g. 1D grid of 2D blocks








# The CUDA Programming Model

- Blocks from the grid are distributed across the SM
- The programmer has no control on this distribution
- A block will execute on one (and only one) SM







#### **Blocks Must Be Independent!**

- Any possible distribution of blocks could be valid
  - Can run in any order
  - Can run sequentially or concurrently
- Blocks might need to be synchronized once in a while
- Independence requirements gives scalability
- There is no reliable mechanism to communicate between blocks, because of the order independence





# **The CUDA Programming Model**


- However, within a block, CUDA permits non data-parallel approaches
  - Implemented via control-flows statements in a kernel
  - Threads are free to execute unique paths through a kernel
- Since all threads within a block are active at the same time they can communicate between each other





#### **Memory Hierarchy**

- CUDA threads may access data from multiple memory spaces during their execution.
- Each thread has private local memory.
- Each thread block has shared memory visible to all threads of the block and with the same lifetime as the block.
- All threads have access to the same global memory.








# **GPU Memory Overview**

- Transfer to/from CPU is very slow
- Global memory is slow
- Texture, Constant and Shared Memory are fast
- Registers are very fast








#### **Global Memory**

- Visible by all threads
- Read/write
- Shared between blocks and grids
- Shared between multiple kernel execution
- Very slow access
- Programmer explicitly manages allocation and deallocation with cuda API








#### **Constant Memory**

- Read-only in device
- Cached in multiprocessor
- Fairly quick, cache can broadcast to all active threads
- 64KB
- To use when:
  - All the threads access to the same location
  - Data are constant








#### **Constant Memory**

- Special region of device memory
- 64KB
- Read-only from kernel
- Constants are declared at file scope
- Constant values are set from host code
- cudaMemcpyToSymbol()
- \_\_device\_\_\_ constant\_\_









#### **Texture Memory**

- Texture caches are designed for graphics applications where memory access patterns exhibit a great deal of spatial locality.
- A thread is likely to read from an address "near" the address that nearby threads area










#### **Shared Memory**

- High performance memory
- Read/write per block
- Memory is shared within a block
- Generally quick
- 2 order of magnitude lower latency than global memory
- Order of magnitude higher bandwidth than global memory
- Up to 128 KB per multiprocessor, but a maximum of 48KB per block







#### **Shared Memory**


- Shared memory has block scope
- Only visible to threads in the same block
- Threads can share results, avoid redundant computation
- Threads can share memory access
- Similar benefits as CPU cache, however, must be explicitly managed by the programmer with the qualifier \_\_shared\_\_





# **Shared Memory**

- When a variable is declared ins shared memory the compiler creates a copy of that variable for each block.
- Every thread within the blocks sees this memory, can access and modify its content. Threads from other blocks do not see this memory.
- This provides an excellent means by which threads within a block can communicate and collaborate on computations.
- However, threads have to be synchronized explicitly.








# **Local Memory**

- Read/write per thread
- Slow
- Scratch space per thread
- Used for whatever does not fit into registers
- --maxrregcount
- http://developer.downloa d.nvidia.com/CUDA/traini ng/register\_spilling.pdf







# **Local Memory**

- Variable declared within a kernel is allocated per thread
- It is only accessible by the threads
- It has the lifetime of a thread


```
global void kernel()
// Each thread has its own copy of idx and array
int idx = threadIdx.x + blockIdx.x * blockDim.x;
float array[16];
```





# **Local Memory**

- Compilers control
   where these variables
   are stored in physical
   memory
- Registers: fastest memory, on chip
- Local memory: when registers are not available compilers put off chip








#### **Memory Issues**

- Each multiprocessor has limited amount of memory
- Limits amount of blocks we can have
- #blocks x mem\_used\_per\_block <= total memory</li>
- Either get lots of blocks using little memory, or fewer using lots of

memory





#### **Memory Issues**

- Register memory is limited!
- Shared memory in blocks is limited!
- Can have many threads using fewer registers, or few threads using many registers





#### **Memory Issues**

- Global accesses: slow!
- Can be sped up when memory is contiguous
- All threads in a warp execute the same instruction
- During a load the hardware detect whether all threads access to consecutive memory locations.
- If thread 0 access location *n*, thread 1 to location *n*+1, thread 31 to location *n*+31 the all accesses are **coalesced**: combined in a single memory access.
- · Coalesced access are: contiguous, in-order, aligned





#### **Memory Coalescing, Aligning access**



Bad alignment


- Built-in types force alignment
- float3(12B) takes up the same space as float4(16B)
- float3 arrays are not aligned;
- To align a struct use \_\_align\_\_(x) // x = 4, 8, 16
- CudaMalloc aligns the start of each block automatically





# **Memory Coalescing: Contiguous Access**

- Contiguous = memory is together
- Example of non-contiguous memory
- Thread 3 and 4 swapped accesses








# **Memory Coalescing: In-order Accesses**

- In-order access
- Do not skip addresses
- Access addresses in order in memory
- Examples of bad accesses
- Left: Address 140 skipped
- Right: Lots of addresses skipped




#### Let's put it to the test - mem access

```
template
global void offset(T* a, int s)
 int i = blockDim.x * blockIdx.x + threadIdx.x + s;
a[i] = a[i] + 1;
template
global void stride(T* a, int s)
 int i = (blockDim.x * blockIdx.x + threadIdx.x) * s;
a[i] = a[i] + 1;
```

#### **Offset performance**

Effective Bandwidth vs. Offset for Single Precision








# **Stride performance**

Effective Bandwidth vs. Stride for Single Precision







#### A deeper dive into shared memory

- It is on-chip memory -> much faster
- Latency can be ~100x lower than global memory access
- Allocated per block. All the threads can access to it.
- If thread A and B load data from global memory and write in shared there could be race conditions -> explicit synchronization





#### **Static shared memory**

```
global void staticReverse(int *d, int n)
 shared int s[64];
int t = threadIdx.x;
int tr = n-t-1;
s[t] = d[t];
  syncthreads();
d[t] = s[tr];
```

- t and tr are the original and reverse order
- The threads copy d[t] from global memory to shared memory
- The reverse operation happen in shared memory





#### **Dynamic shared memory**

```
global void dynamicReverse(int *d, int n)
extern shared int s[];
int t = threadIdx.x;
int tr = n-t-1;
s[t] = d[t];
syncthreads();
d[t] = s[tr];
```

- The amount of shared memory is not known till runtime
- The amount of memory must be specified as 3rd parameter when then kernel is launched

dynamicReverse<<<1, n, n\*sizeof(int)>>>(d\_d, n);





#### **Shared memory bank conflict**


- To achieve high memory bandwidth for concurrent access, shared memory is divided into banks that can be access simultaneously.
- If multiple threads requested addresses map to the same memory bank, the accesses are serialized.
- The hardware splits a conflicting memory request into as many separate conflict-free requests as necessary, decreasing the effective bandwidth by a factor equal to the number of colliding memory requests.
- To minimize bank conflicts, it is important to understand how memory addresses map to memory banks.
- Shared memory banks are organized such that successive 32-bit words are assigned to successive banks and the bandwidth is 32 bits per bank per clock cycle.
- For devices of compute capability 2.0, the warp size is 32 threads and the number of banks is also 32.





#### **Bank Conflics**


Bad: many threads trying to access to the same bank





#### **Bank Conflicts**

Good: Few to no bank conflicts





## **Bank Conflicts for shared memory**

Banks service 32-bit words at a time at addresses mod 64

Bank 0 services 0x00, 0x40, 0x80, etc., bank 1 services 0x04, 0x44, 0x84, etc.

- Want to avoid multiple thread access to same bank
  - Usually a problem if many threads access to the same bank
  - Padding if necessary
  - Last thing to worry about for performance





#### **An efficient Matrix Transpose in CUDA**

- This exercise is based on <a href="https://devblogs.nvidia.com/efficient-matrix-transpose-cuda-cc/">https://devblogs.nvidia.com/efficient-matrix-transpose-cuda-cc/</a>
- The code we wish to optimize is a transpose of a matrix of single precision values that operates out-of-place, i.e. the input and output are separate arrays in memory.
- For simplicity of presentation, we'll consider only square matrices whose dimensions are integral multiples of 32 on a side.
- All kernels in this study launch blocks of 32×8 threads (TILE\_DIM=32, BLOCK\_ROWS=8 in the code), and each thread block transposes (or copies) a tile of size 32×32.
- Using a thread block with fewer threads than elements in a tile is advantageous for the matrix transpose because each thread transposes four matrix elements, so much of the index calculation cost is amortized over these elements.





#### **Let's start with matrix copy**

```
global void copy(float *odata, const float *idata)
int x = blockIdx.x * TILE DIM + threadIdx.x;
int y = blockIdx.y * TILE DIM + threadIdx.y;
int width = gridDim.x * TILE DIM;
for (int j = 0; j < TILE DIM; j+= BLOCK ROWS)
 odata[(y+j)*width + x] = idata[(y+j)*width + x];
```

- Each thread copy TILE\_DIM/BLOCK\_ROWS values
- TILE\_DIM must be used to compute the index x,y
- Used as a reference





## Naive matrix transpose

```
global void transposeNaive(float *odata, const float *idata)
int x = blockIdx.x * TILE DIM + threadIdx.x;
int y = blockIdx.y * TILE DIM + threadIdx.y;
int width = gridDim.x * TILE DIM;
for (int j = 0; j < TILE DIM; j+= BLOCK ROWS)
 odata[x*width + (y+j)] = idata[(y+j)*width + x];
```

- The only difference is that the indices for odata are swapped.
- The access to idata are coalesced while for odata is not. The data are allocated by row.





#### Naive matrix transpose


	Effective Bandwidth (GB/s, ECC enabled)			
Routine	Tesla M2050	Tesla K20c		
сору	105.2	136.0		
transposeNaive	18.8	55.3		

The transposeNaive bandwidth is a fraction of the copy





#### **Coalesced transpose via shared memory**



The remedy is to use the shared memory to avoid large strides through the global memory.





#### **Coalesced transpose via shared memory**

```
global void transposeCoalesced(float *odata, const float *idata)
  shared float tile[TILE DIM][TILE DIM];
int x = blockIdx.x * TILE DIM + threadIdx.x;
int y = blockIdx.y * TILE DIM + threadIdx.y;
int width = gridDim.x * TILE DIM;
for (int j = 0; j < TILE DIM; j += BLOCK ROWS)
   tile[threadIdx.y+j][threadIdx.x] = idata[(y+j)*width + x];
syncthreads();
x = blockIdx.y * TILE DIM + threadIdx.x; // transpose block offset
y = blockIdx.x * TILE DIM + threadIdx.y;
for (int j = 0; j < TILE DIM; j += BLOCK ROWS)
   odata[(y+j)*width + x] = tile[threadIdx.x][threadIdx.y + j];
```

- In the first do loop, a warp of threads reads contiguous data from idata into rows of the shared memory tile
- After recalculating the array indices, a column of the shared memory tile is written to contiguous addresses in odata
- Because threads write different data to odata than they read from idata, we must use a block-wise barrier synchronization syncthreads()



#### **Coalesced transpose via shared memory**

	Effective Bandwidth (GB/s, ECC enabled)			
Routine	Tesla M2050	Tesla K20c		
сору	105.2	136.0		
transposeNaive	18.8	55.3		
transposeCoalesced	51.3	97.6		

- The results improved a lot but they are still far from copy.
- Copy data to shared memory and synchronization might be responsible for slow down.





## **Copy in shared memory**

```
global void copySharedMem(float *odata, const float *idata)
 shared float tile[TILE DIM * TILE DIM];
int x = blockIdx.x * TILE DIM + threadIdx.x;
int y = blockIdx.y * TILE DIM + threadIdx.y;
int width = gridDim.x * TILE DIM;
for (int j = 0; j < TILE DIM; j += BLOCK ROWS)
  tile[(threadIdx.y+j)*TILE DIM + threadIdx.x] = idata[(y+j)*width + x];
 syncthreads();
for (int j = 0; j < TILE DIM; j += BLOCK ROWS)
  odata[(y+j)*width + x] = tile[(threadIdx.y+j)*TILE DIM + threadIdx.x];
```

- The syncthreads is not needed technically
- Include to mimic the behavior
- The problem is not the barrier or the thread synchronization

	Effective Bandwidth (GB/s, ECC enabled)		
Routine	Tesla M2050	Tesla K20c	
сору	105.2	136.0	
copySharedMem	104.6	152.3	
transposeNaive	18.8	55.3	
transposeCoalesced	51.3	97.6	



#### **Shared memory bank conflicts**

- For a shared memory tile of 32 × 32 elements, all elements in a column of data map to the same shared memory bank.
- Worst case scenario: reading a column of data results in a 32-way bank conflict.
- the solution for this is simply to pad the width in the declaration of the shared memory tile, making the tile 33 elements wide rather than 32.

\_shared\_\_ float tile[TILE\_DIM][TILE\_DIM+1];

	Effective Bandwidth (GB/s, ECC enabled)			
Routine	Tesla M2050	Tesla K20c		
сору	105.2	136.0		
copySharedMem	104.6	152.3		
transposeNaive	18.8	55.3		
transposeCoalesced	51.3	97.6		
transposeNoBankConflicts	99.5	144.3		





## **Optimizing Parallel Reduction**


- Based on <a href="http://bit.ly/WNmH9Z">http://bit.ly/WNmH9Z</a>
- Common and important data parallel primitive
- Easy to implement in CUDA
  - Harder to get it right
- Serves as a great optimization example
  - To get it right different optimization strategies can be used





#### **Parallel Reduction**

- Three based approach used within each thread block
- Need to be able to use multiple thread blocks
  - To process very large arrays
  - To keep all multiprocessors on the GPU busy
  - Each thread block reduces a portion of the array
- How do we communicate partial results between thread blocks?
- CUDA has no global synchronization across blocks, since it is expensive to build in hardware.
   Quiz: what about cudaDeviceSynchronize()?
- First implementation: decompose into multiple kernels








#### **Kernel Decomposition**

Avoid global sync by decomposing computation into multiple kernel invocations







#### What is our Optimization Goal?

- We should strive to read GPU peak performance
- Choose the right metric:
  - GFLOPS/s: for compute-bound kernels
  - o Bandwidth: for memory-bound kernels
- Reductions have very low arithmetic intensity
  - 1 flop per element loaded (bandwidth-optimal)
- Therefore we should strive for peak bandwidth
- On G80 GPU we have:
  - 384-bit memory interface, 900 MHz DDR
  - o 384 \* 1800 / 8 = 86.4 GB/s






## **Reduction #1: Interleaved Addressing**

```
global void reduce0(int *g idata, int *g odata) {
 extern shared int sdata[];
 // each thread loads one element from global to shared mem
 unsigned int tid = threadldx.x;
 unsigned int i = blockldx.x*blockDim.x + threadldx.x;
 sdata[tid] = q idata[i];
 syncthreads();
 // do reduction in shared mem
 for(unsigned int s=1; s < blockDim.x; s *= 2) {
   if (tid % (2*s) == 0) {
      sdata[tid] += sdata[tid + s];
     syncthreads();
 // write result for this block to global mem
 if (tid == 0) g odata[blockldx.x] = sdata[0];
```



#### **Reduction #1: Interleaved Addressing**







# **Reduction #1: Interleaved Addressing**

```
global void reduce1(int *g idata, int *g odata) {
extern shared int sdata[];
// each thread loads one element from global to shared mem
unsigned int tid = threadldx.x;
unsigned int i = blockldx.x*blockDim.x + threadldx.x;
sdata[tid] = q idata[i];
syncthreads();
// do reduction in shared mem
for (unsigned int s=1; s < blockDim.x; s *= 2) {
  if (tid % (2*s) == 0) { ←
                                         Problem: highly divergent
    sdata[tid] += sdata[tid + s];
                                       warps are very inefficient, and
                                           % operator is very slow
    syncthreads();
```

```
// write result for this block to global mem if (tid == 0) g_odata[blockldx.x] = sdata[0];
```

Time (222 ints)

Kernel 1:

interleaved addressing

8.054 ms

Bandwidth

2.083 GB/s

Note: Block Size = 128 threads for all tests

#### **Reduction #2: Interleaved Addressing**

Just replace divergent branch in inner loop:

```
for (unsigned int s=1; s < blockDim.x; s *= 2) {
    if (tid % (2*s) == 0) {
        sdata[tid] += sdata[tid + s];
    }
    __syncthreads();
}</pre>
```


With strided index and non-divergent branch:

```
for (unsigned int s=1; s < blockDim.x; s *= 2) {
   int index = 2 * s * tid;

   if (index < blockDim.x) {
      sdata[index] += sdata[index + s];
   }
   __syncthreads();
}</pre>
```



# **Reduction #2: Interleaved Addressing**



**New Problem: Shared Memory Bank Conflicts** 

	Time (2 <sup>22</sup> ints)	Bandwidth	Step Speedup	Cumulative Speedup
Kernel 1: interleaved addressing with divergent branching	8.054 ms	2.083 GB/s		
Kernel 2: interleaved addressing with bank conflicts	3.456 ms	4.854 GB/s	2.33x	2.33x


ÉCOLE POLYTECHNIQUE FÉDÉRALE DE LAUSANNE

## **Reduction #3: Sequential Addressing**

#### Just replace strided indexing in inner loop

```
for (unsigned int s=1; s < blockDim.x; s *= 2) {
  int index = 2 * s * tid;

  if (index < blockDim.x) {
     sdata[index] += sdata[index + s];
  }
  __syncthreads();
}</pre>
```



#### With reversed loop and threadID-based indexing:

```
for (unsigned int s=blockDim.x/2; s>0; s>>=1) {
    if (tid < s) {
        sdata[tid] += sdata[tid + s];
    }
    __syncthreads();
}</pre>
```

	Time (2 <sup>22</sup> ints)	Bandwidth	Step Speedup	Cumulative Speedup
Kernel 1: interleaved addressing with divergent branching	8.054 ms	2.083 GB/s		
Kernel 2: interleaved addressing with bank conflicts	3.456 ms	4.854 GB/s	2.33x	2.33x
Kernel 3: sequential addressing	1.722 ms	9.741 GB/s	2.01x	4.68x

## Reduction #4: Fird Add During Load

Halve the number of blocks, and replace single load:

```
// each thread loads one element from global to shared mem
unsigned int tid = threadIdx.x;
unsigned int i = blockIdx.x*blockDim.x + threadIdx.x;
sdata[tid] = g_idata[i];
__syncthreads();
```

#### With two loads and first add of the reduction:

```
// perform first level of reduction,
// reading from global memory, writing to shared memory
unsigned int tid = threadldx.x;
unsigned int i = blockldx.x*(blockDim.x*2) + threadldx.x;
sdata[tid] = g_idata[i] + g_idata[i+blockDim.x];
__syncthreads();
```

	Time (222 ints)	Bandwidth	Step Speedup	Cumulative Speedup
Kernel 1: interleaved addressing with divergent branching	8.054 ms	2.083 GB/s		
Kernel 2: interleaved addressing with bank conflicts	3.456 ms	4.854 GB/s	2.33x	2.33x
Kernel 3: sequential addressing	1.722 ms	9.741 GB/s	2.01x	4.68x
Kernel 4:	0.965 ms	17.377 GB/s	1.78x	8.34x



#### Performance for 4M element reduction



	Time (2 <sup>22</sup> ints)	Bandwidth	Step Speedup	Cumulative Speedup
Kernel 1: interleaved addressing with divergent branching	8.054 ms	2.083 GB/s		
Kernel 2: interleaved addressing with bank conflicts	3.456 ms	4.854 GB/s	2.33x	2.33x
Kernel 3: sequential addressing	1.722 ms	9.741 GB/s	2.01x	4.68x
Kernel 4: first add during global load	0.965 ms	17.377 GB/s	1.78x	8.34x
Kernel 5: unroll last warp	0.536 ms	31.289 GB/s	1.8x	15.01x
Kernel 6: completely unrolled	0.381 ms	43.996 GB/s	1.41x	21.16x
Kernel 7: multiple elements per thread	0.268 ms	62.671 GB/s	1.42x	30.04x





## **Summary**

- Best memory management:
- Balances memory optimization with parallelism
- Break problem up into a coalesced chucks
- Process data in shared memory, then copy to global
- Avoid bank conflicts!



