## Міністерство освіти і науки України Національний університет «Львівська політехніка»

Кафедра ЕОМ



## **DRII**

## до лабораторної роботи № 5

з дисципліни «Дослідження програмної моделі RISC CPU»

Виконав:

ст.гр. КІ-38

Хомин В.Б

Прийняв:

Старший викладач

Козак Н. Б.

**Мета роботи:** Навчитися здійснювати оцінку структури об'єкта (RISC CPU) на існуючій програмній моделі. Навчитись встановлювати структуру інтерфейсів об'єкта.

```
ХІД ВИКОНАННЯ РОБОТИ:
#include "directive.h"
                                              sc_signal<bool>
                                                                                          // IFU ram_we = ram_we
                                            bios_valid("BIOS_VALID");
                                                                                          // IFU address = addr
#include "systemc.h"
#include "bios.h"
                                             const int delay cycles = 2;
                                                                                          // IFU smc_instrction = ram_datain
                                                                                               IFU
#include "paging.h"
                                                                                                      pred_branch_address
                                             // ****** Paging
#include "icache.h"
                                                                                         pred branch address
#include "fetch.h"
                                             **********
                                                                                                IFU
                                                                                                       pred branch valid
#include "decode.h"
                                                                                         pred branch valid
#include "exec.h"
                                             // Paging paging din = ram datain
                                                                                          sc signal<unsigned>
#include "mmxu.h"
                                             // Paging paging_csin = ram_cs
                                                                                         instruction("INSTRUCTION");
#include "floating.h"
                                             // Paging paging_wein = ram_we
                                                                                          sc_signal<bool>
                                                                                          instruction_valid("INSTRUCTION_VALI
#include "dcache.h"
                                             // Paging logical_address = addr
#include "pic.h"
                                              sc_signal<unsigned
                                                                                         D");
#include <climits>
                                             icache_din("ICACHE_DIN");
                                                                                          sc_signal<unsigned
#include <cstdlib>
                                              sc signal<br/>bool>
                                                                                         program_counter("PROGRAM_COUNT
#include <time.h>
                                             icache_validin("ICACHE_VALIDIN");
                                                                                         ER");
//#include <sys/times.h>
                                              sc signal<br/>bool>
                                                                                          sc signal<br/>bool>
#include inits.h>
                                             icache_stall("ICACHE_STALL");
                                                                                         branch_clear("BRANCH_CLEAR");
                                             sc signal<unsigned
                                                                                          sc signal<br/>bool>
int sc main(int ac, char *av[])
                                             paging dout("PAGING DOUT");
                                                                                         pred_fetch_valid("PRED_FETCH_VALI
{
                                              sc signal<br/>bool>
                                             paging_csout("PAGING_CSOUT");
                                                                                          sc_signal<bool>
                                                                                                            reset("RESET");
          ********
//
                                              sc signal<br/>bool>
                                                                                          // ****** Branch
ICACHE
                                             paging weout("PAGING WEOUT");
***********
                                                                                          ***********
                                              sc_signal<unsigned
                                             physical_address("PHYSICAL_ADDRES
// ICACHE = ram cs
                                            S");
                                                                                          // BPU: fetch_inst = instruction
// ICACHE = ram we
                                             // Paging dataout = ram_dataout
                                                                                          // BPU: fetch_pc = program_counter
// ICACHE = addr
                                             // Paging data_valid = icache_valid
                                                                                          // BPU: fetch valid = instruction valid
// ICACHE = ram_datain
                                             // Paging stall_ifu = stall_fetch
                                                                                                BPU:
                                                                                                        branch_inst_addr
// ICACHE = ram dataout
                                                                                         branch instruction address
// ICACHE = ld valid = pid valid
                                                                                              BPU: branch target address
// ICACHE = ld_data = pid_data
                                                ****** Fetch
                                                                                          branch_target_address
                                             **********
sc signal<br/>bool>
                                                                                          // BPU: branch valid = branch valid
icache_valid("ICACHE_VALID");
                                                                                          sc signal<unsigned
                                             // IFU ramdata = ram dataout
                                                                                                  pred_branch_address("PRED_
// ****** BIOS
                                                                                          BRANCH_ADDRESS");
                                              sc_signal<unsigned
    *********
                                             branch_target_address("BRANCH_TAR
                                                                                          sc_signal<bool>
                                                                                         pred_branch_valid("PRED_BRANCH_V
                                             GET ADDRESS");
                                                                                         ALID");
 sc_signal<bool>
                 ram_cs("RAM_CS")
                                              sc_signal<bool>
                                             next_pc("NEXT_PC");
                                                                                          sc_signal<bool>
                                              sc_signal<bool>
sc signal<br/>bool>
                                                                                         pred tellid("PRED TELLID");
ram we("RAM WE");
                                             branch valid("BRANCH VALID");
                                                                                          sc signal<unsigned>
                                                                                         pred instruction("PRED INSTRUCTION
sc signal<unsigned > addr("Address");
                                              sc signal<br/>bool>
sc_signal<unsigned
                                             stall_fetch("STALL_FETCH");
                                                                                         ");
ram datain("RAM DATAIN");
                                              sc signal<br/>bool>
                                                                                          sc signal<br/>bool>
 sc_signal<unsigned
                                             pred_fetch("PRED_FETCH");
                                                                                         pred_inst_valid("PRED_INST_VALID");
ram_dataout("RAM_DATAOUT");
                                             // IFU ram_valid = bios_valid
```

// IFU ram\_cs = ram\_cs

```
***********
sc_signal<unsigned
                                                                                         sc signal<bool>
         pred_inst_pc("PRED_INST_P
                                                                                                 out_valid("OUTPUT_VALID"
C");
                                             sc signal<signed>
                                                                                        );
// ****** Decode
                                            mmic_datain("MMIC_DATAIN")
                                                                                         sc_signal<unsigned>
       ********
                                                     /* DCU: datain
                                                                                                 destout("DESTOUT");
                                             sc_signal<unsigned>
                                                                                         // ****** Floating
// ID instruction = instruction
                                            mmic_statein("MMIC_STATEIN")
// ID instruction = instruction valid
                                            DCU: statein */
                                                                                        point
// ID destreg_write = out_valid
                                             sc_signal<bool>
                                                                                        **********
// ID destreg write src = destout
                                            mmic cs("MMIC CS");
                                                                                         // FPU in valid = float valid
// ID clear branch = branch clear
                                                     /* DCU: cs
                                                                                         // FPU opcode = alu op
// ID pc = program_counter
                                             sc_signal<bool>
                                                                                         // FPU floata = src_A
 sc_signal<bool>
                                            mmic_we("MMIC_WE");
                                                                                         // FPU floatb = src_B
                                                     /* DCU: we
pred_on("PRED_ON");
                                                                                         // FPU dest = alu src
 sc signal<unsigned
                                             sc signal<unsigned
                                                                                         sc signal<signed>
                                            mmic_addr("MMIC_ADDR"); /* DCU:
        branch_instruction_address("B
                                                                                                 fdout("FDOUT");
                                                                                         sc_signal<bool>
R\_INSTRUCTION\_ADDRESS");
                                            addr
                                             sc_signal<unsigned>
                                                                                                 fout_valid("FOUT_VALID");
sc signal<signed>
dram_dataout("DRAM_DATAOUT");
                                            mmic_dest("MMIC_DEST"); /* DCU:
                                                                                         sc_signal<unsigned>
sc_signal<bool>
                                            dest
                                                                                                 fdestout("FDESTOUT");
dram_rd_valid("DRAM_RD_VALID");
                                             sc signal<unsigned>
                                                                                            *******
sc signal<unsigned>
                                            mmic destout("MMIC DESTOUT") ;/*
                                                                                        ***********
dram write src("DRAM WRITE SRC")
                                            DCU: destout */
                                                                                        *****
                                             sc_signal<signed>
sc signal<br/>bool>
                                            mmic dataout("MMIC DATAOUT") ;/*
                                                                                         sc signal<br/>bool>
                                                                                                 ireq0("IREQ0");
mem_access("MEM_ACCESS");
                                            DCU: dataout */
                                             sc_signal<bool>
sc_signal<unsigned
                                                                                         sc_signal<bool>
mem_address("MEM_ADDRESS");
                                            mmic_out_valid("MMIC_OUT_VALID")
                                                                                                 ireq1("IREQ1");
                                            ;/* DCU: out_valid*/
sc signal<int>
                 alu_op("ALU_OP");
                                                                                         sc_signal<bool>
sc_signal<bool>
                                             sc signal<unsigned>
                                                                                                 ireq2("IREQ2");
mem_write("MEM_WRITE");
                                            mmic stateout("MMIC STATEOUT");/*
                                                                                         sc signal<br/>bool>
sc_signal<unsigned>
                                            DCU: stateout */
                                                                                                 ireq3("IREQ3");
alu src("ALU SRC");
                                                                                         // PIC cs = interrupt ack
                                             // ****** Execute
sc signal<br/>bool>
                                                                                         // PIC intack_cpu = interrupt_ack
                                            ***********
reg write("REG WRITE");
                                                                                         sc signal<br/>bool>
sc_signal<signed int> src_A("SRC_A");
                                                                                                 rd_wr("RD_WR");
 sc_signal<signed int> src_B("SRC_B");
                                             // EXEC in_valid = decode_valid
                                                                                         sc signal<br/>bool>
 sc signal<br/>bool>
                                             sc signal<br/>bool>
                                                                                                 intreq("INTREQ");
forward_A("FORWARD_A");
                                                     in_valid("IN_VALID");
                                                                                         sc_signal<unsigned>
                                             // EXEC opcode = alu_op
                                                                                                 vectno("VECTNO");
sc_signal<bool>
forward_B("FORWARD_B");
                                             sc_signal<bool>
                                                              negate("NEGATE")
                                                                                         sc_signal<bool>
// ID stall_fetch = stall_fetch
                                                                                                 intack("INTACK");
                                                                                         sc_signal<bool>
sc signal<br/>bool>
                                             sc_signal<int>
                                                              add1("ADD1");
decode_valid("DECODE_VALID");
                                             sc_signal<bool>
                                                                                                 intack_cpu("INTACK_CPU");
sc_signal<bool>
                                                     shift sel("SHIFT SEL");
                                                                                         // ****************** MMX
float_valid("FLOAT_VALID");
                                             // EXEC dina = src A
                                                                                        **********
sc_signal<bool>
                                             // EXEC dinb = src_B
mmx valid("MMX VALID");
                                             // EXEC dest = alu src
 sc signal<br/>bool>
                                             sc_signal<bool>
                                                                       c("C");
                                                                                         // MMX mmx_valid = mmx_valid
pid_valid("PID_VALID");
                                             sc_signal<bool>
                                                                       v("V");
                                                                                         // MMX opcode = alu_op
 sc_signal<signed>
                                             sc_signal<bool>
                                                                       z("Z");
                                                                                         // MMX mmxa = src_A
pid_data("PID_DATA");
                                                                                         // MMX mmxb = src B
                                             sc_signal<signed>
                                                     dout("DOUT");
                                                                                         // MMX dest = dest
          ********
//
                                                                                         // MMX mmxdout = fdout
DCACHE
                                                                                         // MMX mmxout_valid = fpu_valid
```

// MMX mmxdestout = fpu_destout	sc_trace(tf, instruction,	sc_trace(tf, mmic_datain,
,	"INSTRUCTION");	"MMIC_DATAIN");
// ***********************************	<pre>sc_trace(tf, instruction_valid, "INSTRUCTION_VALID");</pre>	sc_trace(tf, mmic_statein, "MMIC_STATEIN");
*****	sc_trace(tf, program_counter,	sc_trace(tf, mmic_cs, "MMIC_CS");
sc_signal <int></int>	"PROGRAM_COUNTER");	sc_trace(tf, mmic_we, "MMIC_WE");
<pre>dsp_in1("DPS_IN1");</pre>	sc_trace(tf, branch_clear,	sc_trace(tf, mmic_addr,
sc_signal <int></int>	"BRANCH_CLEAR");	"MMIC_ADDR");
dsp_out1("DSP_OUT1");	sc_trace(tf, pred_fetch_valid,	sc_trace(tf, mmic_dest,
sc_signal <bool></bool>	"PRED_FETCH_VALID");	"MMIC_DEST");
dsp_data_valid("DSP_DATA_	<pre>sc_trace(tf, reset, "RESET");</pre>	sc_trace(tf, mmic_destout,
VALID");	sc_trace(tf, pred_branch_address,	"MMIC_DESTOUT");
sc_signal <bool></bool>	"PRED_BRANCH_ADDRESS");	sc_trace(tf, mmic_dataout,
dsp_input_valid("DSP_INPUT	sc_trace(tf, pred_branch_valid,	"MMIC_DATAOUT");
_VALID");	"PRED_BRANCH_VALID");	sc_trace(tf, mmic_out_valid,
sc_signal <bool></bool>	sc_trace(tf, pred_tellid,	"MMIC_OUT_VALID");
dsp_data_requested("DSP_DA	"PRED_TELLID");	sc_trace(tf, mmic_stateout,
TA_REQUESTED");	sc_trace(tf, pred_instruction,	"MMIC_STATEOUT");
	"PRED_INSTRUCTION");	sc_trace(tf, in_valid, "IN_VALID");
	sc_trace(tf, pred_inst_valid,	<pre>sc_trace(tf, negate, "NEGATE");</pre>
sc_trace_file *tf =	"PRED_INST_VALID");	sc_trace(tf, add1, "ADD1");
sc_create_vcd_trace_file("signals");	sc_trace(tf, pred_inst_pc,	sc_trace(tf, shift_sel, "SHIFT_SEL");
((vcd_trace_file*)tf)-	"PRED_INST_PC");	sc_trace(tf, c, "C");
>sc_set_vcd_time_unit(0);	sc_trace(tf, pred_on, "PRED_ON");	sc_trace(tf, v, "V");
sc_trace(tf, icache_valid,	sc trace(tf, branch instruction address,	sc trace(tf, z, "Z");
"ICACHE_VALID");	"BR_INSTRUCTION_ADDRESS");	sc_trace(tf, dout, "DOUT");
sc_trace(tf, ram_cs, "RAM_CS");	sc_trace(tf, dram_dataout,	sc_trace(tf, out_valid,
sc_trace(tf, ram_we, "RAM_WE");	"DRAM_DATAOUT");	"OUTPUT VALID");
sc_trace(tf, addr, "Address");	sc trace(tf, dram rd valid,	sc trace(tf, destout, "DESTOUT");
sc_trace(tf, ram_datain,	"DRAM_RD_VALID");	sc_trace(tf, fdout, "FDOUT");
"RAM_DATAIN");	sc trace(tf, dram write src,	sc trace(tf, fout valid,
sc trace(tf, ram dataout,	"DRAM_WRITE_SRC");	"FOUT VALID");
"RAM_DATAOUT");	sc_trace(tf, mem_access,	sc trace(tf, fdestout, "FDESTOUT");
sc_trace(tf, bios_valid, "BIOS_VALID");	"MEM_ACCESS");	sc trace(tf, ireq0, "IREQ0");
sc_trace(tf, icache_din,	sc_trace(tf, mem_address,	sc_trace(tf, ireq1, "IREQ1");
"ICACHE_DIN");	"MEM_ADDRESS");	sc_trace(tf, ireq2, "IREQ2");
sc_trace(tf, icache_validin,	sc_trace(tf, alu_op, "ALU_OP");	sc_trace(tf, ireq3, "IREQ3");
"ICACHE_VALIDIN");	sc trace(tf, mem write,	sc_trace(tf, rd_wr, "RD_WR");
sc_trace(tf, icache_stall,	"MEM_WRITE");	sc trace(tf, intreq, "INTREQ");
"ICACHE_STALL");	sc_trace(tf, alu_src, "ALU_SRC");	sc_trace(tf, vectno, "VECTNO");
sc trace(tf, paging dout,	sc_trace(tf, reg_write, "REG_WRITE");	sc_trace(tf, intack, "INTACK");
"PAGING_DOUT");	sc_trace(tf, src_A, "SRC_A");	sc_trace(tf, intack_cpu,
sc_trace(tf, paging_csout,	sc_trace(tf, src_B, "SRC_B");	"INTACK_CPU");
"PAGING_CSOUT");	sc trace(tf, forward A,	sc_trace(tf, dsp_in1, "DPS_IN1");
sc_trace(tf, paging_weout,	"FORWARD_A");	sc_trace(tf, dsp_out1, "DSP_OUT1");
"PAGING_WEOUT");	sc_trace(tf, forward_B,	sc_trace(tf, dsp_data_valid,
sc trace(tf, branch target address,	"FORWARD_B");	"DSP_DATA_VALID");
"BRANCH_TARGET_ADDRESS");	sc_trace(tf, decode_valid,	sc trace(tf, dsp input valid,
sc_trace(tf, next_pc, "NEXT_PC");	"DECODE_VALID");	"DSP_INPUT_VALID");
sc_trace(tf, hext_pe, hext_re ), sc_trace(tf, branch_valid,	sc_trace(tf, float_valid,	sc_trace(tf, dsp_data_requested,
"BRANCH_VALID");	"FLOAT_VALID");	"DSP_DATA_REQUESTED");
sc_trace(tf, stall_fetch,	sc_trace(tf, mmx_valid,	251_21_1
"STALL_FETCH");	"MMX_VALID");	
sc trace(tf, pred fetch,	sc_trace(tf, pid_valid, "PID_VALID");	111111111111111111111111111111111111111
"PRED_FETCH");	sc_trace(tf, pid_data, "PID_DATA");	///////////
TRED_TETCH ),	sc_uacc(u, piu_uata, riD_DATA );	шиши

```
//
                                                printf("//
                                                                 !.....||| #
                                                                             # # # #
                                                                                                printf("//
                                                                                                                       `!^\"\n");
         MAIN PROGRAM
                                               |||\n");
                                                                                                printf("//
                                                                                                          \n");
                                                printf("//
                                                                 !.....||| #
                                                                             ##
                                                                                 # #
                                                                                                printf("//
                                                                                                          n";
||| \langle n'' \rangle;
                                                                                               printf("//
                                                                 !.....#
                                                                             ##
                                                                                 # #
 sc clock clk("Clock", 1, 0.5, 0.0);
                                                                                               |||\n");
                                                printf("//
                                                                 !.....|||| #
                                                                             #
                                                                                  ###
                                               |||| \langle n'' \rangle;
printf("//
                                                                      `.....||| #
                                                                                                sc_trace_file
                                                                                                                      *wf
///////n");
                                               ,|||\n");
                                                                                               sc create vcd trace file("signals");
                                                                                                sc trace(wf, clk, "CLK");
 printf("//
            This code is written at
                                                printf("//
                                                                 .;.....||| ###
SYNOPSYS, Inc.\n");
                                                                                                sc_trace(wf, ram_cs, "ram_cs");
                                               !!||||\n");
                                                printf("//
                                                             .,uodWBBBBb.....|||
                                                                                                sc_trace(wf, ram_we, "ram_we");
!!|||||!!:'\n");
                                                                                                sc_trace(wf, addr, "addr");
///////n");
                                                printf("//
                                                                                                sc trace(wf, instruction, "instruction");
                                               !YBBBBBBBBBBBBBb..!|||:..-
 printf("// Module
                      : main of CPU
                                                                                                sc_trace(wf,
                                                                                                                        mem_address,
                                               !!|||||!!iof68BBBBb....\n");
Model\n");
                                                                                               "mem_address");
 printf("// Author : Martin Wang\n");
                                                printf("//
                                                                                                sc_trace(wf, alu_op, "alu_op");
 printf("//
           Company
                      : SYNOPSYS,
                                               !..YBBBBBBBBBBBBBBb!!|||||!iof68B
                                                                                                sc_trace(wf, src_A, "src_A");
                                               BBBBBRPFT?!:: `.\n");
                                                                                                sc_trace(wf, src_B, "src_B");
Inc.\n"):
 printf("// Purpose: This is a simple CPU
                                                printf("//
                                                                                                sc_trace(wf, alu_src, "alu_src");
modeling using SystemC.\n");
                                               !....YBBBBBBBBBBBBBBBBbaaitf68BBB
                                                                                                sc trace(wf, destout, "destout");
                                               BBBRPFT?!:::::::: `.\n");
 printf("//
                        Instruction Set
                                                                                                sc trace(wf,
                                                                                                                        decode valid,
Architecure defined by Martin Wang.\n");
                                                printf("//
                                                                                               "decode_valid");
 printf("//
               \n");
                                               !.....YBBBBBBBBBBBBBBBBRPF
                                                                                                sc trace(wf,
                                                                                                                     program counter,
                                               T?!::::;:!^\"`;:::
                                                                 `.\n");
 printf("//
               SystemC (TM) Copyright
                                                                                               "program_counter");
(c) 1988-2000 by Synopsys, Inc. \n");
                                                printf("//
                \n");
                                               !......YBBBBBBBBBBRPFT?!:::::^"..
                                                                                                fetch
                                                                                                        IFU("FETCH_BLOCK");
 printf("//
                                                         iBBbo.\n");
                                                                                                        IFU.init_param(delay_cycles);
printf("//
                                                                                                                  IFU << ram dataout
///////n");
                                                `.....YBRPFT?!::::;iof68b
                                                                                               << branch_target_address << next_pc <<
 cout << "// IN THIS MACHINE Interger
                                                   WBBBBbo.\n");
                                                                                               branch_valid
is " \leq size of (int) \leq " bytes.\n";
                                                printf("//
                                                                                                                   << stall fetch <<
 cout << "// IN THIS MACHINE Floating
                                                `....;iof688888888888
                                                                                               intreq << vectno << bios valid <<
is " << sizeof (float) << " bytes.\n";
                                                   `YBBBP^'\n");
                                                                                               icache valid
 cout << "// IN THIS MACHINE Double
                                                printf("//
                                                                                                                   << pred fetch <<
is " << sizeof (double) << " bytes.\n";
                                                `....::88:::::;iof68888888888888888
                                                                                               pred branch address
                                                                                                                                  <<
 printf("// \n");
                                               88888b. '\n");
                                                                                               pred branch valid << ram cs << ram we
 printf("// \n");
                                                printf("//
                                                                                                                         addr
 printf("//
                                                `....::81::::;iof6888888888888888888888
                                                                                               ram_datain
                                                                                                                    instruction
                                                                                                             <<
                                                                                                                                  <<
.,,uod8B8bou,,.\n");
                                               88888888b.\n");
                                                                                               instruction_valid << program_counter
 printf("//
                                                printf("//
                                                                                                                   << intack_cpu <<
...uod8BBBBBBBBBBBBBBBBRPFT?1!
                                                branch_clear << pred_fetch_valid << reset
i:.\n");
                                               888888899fT!\n");
                                                                                               << clk;
 printf("//
                                                printf("//
,=m8BBBBBBBBBBBBBBBRPFT?!||||||||
                                                `..::!888888888888888888888888888888888
                                                                                                       IDU("DECODE BLOCK");
                                                                                                decode
||||\langle n"\rangle;
                                               8899fT|!^\"'\n");
                                                                                                                  IDU << reset <<
 printf("//
                                                printf("//
                                                                                               instruction
                                                                                                                pred instruction
                                               !!9888888888888888888899fT|!^\""
!...:!TVBBBRPFT||||||||!!!^^\"\" ||||\n");
                                                                                               instruction valid
 printf("//
                     !....:!?|||||!!^^\"\"
                                               \n");
                                                                                                                  << pred inst valid
|||| \langle n'' \rangle;
                                                printf("//
                                                                                               << out_valid << destout << dout <<
                                                `!!8888888888888899fT|!^\"'\n");
 printf("//
                             ### # #
                                                                                               dram dataout
                 !.....
|||| \langle n'' \rangle;
                                                printf("//
                                                                                                                   << dram_rd_valid
                !.....|||| ### # # # #
                                                `!98888888899fT|!^\"'\n");
 printf("//
                                                                                               << destout << fdout << fout_valid <<
```

`!9899fT|!^\"'\n");

printf("//

|||\n");

fdestout

```
branch_clear
                                                                         fdout
                                                                                                                  ICACHE
dsp_data_valid << program_counter <<
                                               fout_valid << fdestout << clk;
                                                                                               paging_dout
                                                                                                                  paging_csout
                                                                                                                                 <<
pred_on
                                                                                              paging_weout
                                                bios
                                                                                                                  << physical_address
branch\_instruction\_address << next\_pc <<
                                                         BIOS("BIOS_BLOCK");
                                                                                               << pid_valid << pid_data << icache_din
branch_valid
                                                        BIOS.init_param(delay_cycles);
                                                                                               << icache_validin
                   <<
                                                                                                                  << icache_stall <<
branch_target_address << mem_access <<
                                                         BIOS.datain(ram_datain);
                                                                                              clk;
mem_address << alu_op
                                                        // order independent
                   << mem write <<
                                                        BIOS.cs(ram cs);
                                                                                                dcache
alu_src << reg_write << src_A << src_B
                                                                  BIOS.we(ram we);
                                                                                                        DCACHE("DCACHE BLOC
<< forward_A
                                                                  BIOS.addr(addr);
                                                                                               K");
                   << forward_B <<
stall_fetch << decode_valid << float_valid
                                                         BIOS.dataout(ram_dataout);
                                                                                                        DCACHE.init_param(delay_cy
<< mmx_valid
                                                                                              cles);
                                                                                                                  DCACHE
                   << pid_valid <<
                                                         BIOS.bios_valid(bios_valid);
                                                                                                                                 <<
                                                                                              mmic_datain << mmic_statein
pid_data << clk;
                                                         BIOS.stall_fetch(stall_fetch);
                                                                                              mmic_cs << mmic_we << mmic_addr
                                                                  BIOS.CLK(clk);
                                                                                                                  << mmic_dest <<
 exec
         IEU("EXEC_BLOCK");
                                                                                              mmic_destout << mmic_dataout <<
                   IEU << reset <<
                                                paging
                                                                                              mmic_out_valid << mmic_stateout << clk;
decode_valid << alu_op << negate <<
                                                         PAGING("PAGING BLOCK"
add1 << shift sel
                                               );
                                                                                               pic
                   << src_A << src_B
                                                                  PAGING
                                                                                                        APIC("PIC_BLOCK");
<< forward A << forward B << alu src
                                               ram datain << ram cs << ram we << addr
                                                                                                                  APIC << ireq0 <<
<< c << v << z
                                                                                               ireq1 << ireq2 << ireq3 <<intack_cpu <<
                                               << icache_din
                   <<
                          dout
                                   <<
                                                                   << icache_validin
                                                                                               rd_wr
out_valid << destout << clk;
                                               << icache_stall << paging_dout <<
                                                                                                                  << intack_cpu <<
                                               paging_csout
                                                                                               intreq << intack << vectno;
 floating FPU("FLOAT_BLOCK");
                                                                       paging_weout
                   // order dependent
                                                                                                time_t tbuffer = time(NULL);
                                               << physical_address << ram_dataout <<
                   FPU << float_valid
                                               icache_valid
<< alu op << src A << src B << alu src
                                                                   << stall fetch << clk
                                                                                                sc start(clk, -1);
                          fdout
fout_valid << fdestout << clk;
                                                                                                //cout << "Time for simulation = " <<
                                                icache
                                                                                               (time(NULL) - tbuffer) << endl;
 mmxu
                                                         ICACHE("ICACHE_BLOCK"
                                                                                                sc_close_vcd_trace_file(tf);
         MMXU("MMX_BLOCK");
                                               );
                                                                                                return 0; /* this is necessary */
                   MMXU
mmx\_valid << alu\_op << src\_A << src\_B
                                                         ICACHE.init_param(delay_cy
```

cles);

<< alu\_src

## Індивідуальне завдання:

Idpid 0 movi R3, 0 movi R1, 11 movi R2, 20 add R3, R2, R1

```
_ - X
■ Консоль отладки Microsoft Visual Studio
                                                                                                               ALU : op= 3 A= 20 B= 0
ALU : R= 20-> R2 at CSIM
  79 ns
                                                ID: R2=0\times14\langle20\rangle fr ALU at CSIM 80 ns
IFU : mem=0×0
IFU : pc= c at CSIM 82 ns
                                                ID: REGISTERS DUMP at CSIM 84 ns
    R 3(00000000)
R 7(fcf0fdef)
R11(0000ff31)
R15(00000015)
R19(00fe0119)
R23(00ff0423)
R27(00ff0727)
R31(00000031)
                                      R 1(0000000b)
R 5(00000005)
R 9(00000009)
R13(00000013)
R17(00fe0117)
R21(00fe0321)
R25(00ff0625)
                                                                       R 2(0000014)
R 6(00000010)
R10(0000010)
R14(00000014)
R18(00fe0118)
R22(00fe0322)
R26(00ff0726)
                                      R29(000000029)
                                                                        R30(000000030)
IFU : mem=0x1321000
IFU : pc= d at CSIM 89 ns
                                                ID: R3= R2(=20)+R1(=11)
: at CSIM 91 ns
                                                                                                               ALU : op= 3 A= 20 B= 11
ALU : R= 31-> R3 at CSIM
  93 ns
                                                ID: R3=0x1f(31) fr ALU at CSIM 94 ns
IFU : mem=0x0
IFU : pc= e at CSIM 96 ns
                                                ID: REGISTERS DUMP at CSIM 98 ns
R 1(0000000b)
R 5(000000005)
R 9(000000013)
R17(00fe0117)
R21(00fe0321)
R25(00ff0625)
R29(00000029)
                                                                       R 2(00000014)
R 6(00000006)
R10(00000010)
R14(00000014)
R18(00fe0118)
R22(00fe0322)
R26(00ff0726)
R30(00000030)
                                                                                                         R 3(0000001f)
R 7(fcf0fdef)
R11(0000ff31)
R15(0000015)
R19(00fe0119)
R23(00ff0423)
                                                                                                         R27(00ff0727)
R31(00000031)
IFU : mem=0xffffffff
IFU : pc= f at CSIM 103 ns
                                                           SHUTDOWN - at CSIM 105 ns
PLEASE WAIT ..... -
                                                ID:
ID:
```

Рис.1. Результат виконання програми




Рис.2. Часова діаграма




Рис.3 Структурна схема модифікованого конвеєра

**Висновок:** Навчився здійснювати оцінку структури об'єкта (RISC CPU) на існуючій програмній моделі. Навчився встановлювати структуру інтерфейсів об'єкта.