

Word-Level Multi-Fix Rectifiability of Finite Field Arithmetic Circuits



Vikas Rao¹, Irina Iliaea², Haden Ondricek¹, Priyank Kalla¹, and Florian Enescu³

¹Electrical & Computer Engineering, University of Utah


²Department of Mathematics, Louisiana State University Shreveport

³Mathematics & Statistics, Georgia State University

March 12, 2021

- Problem Description
- Motivation and Application
- Preliminaries
- Multi-Fix setup
 - Mathematical challenges
- Rectifiability check
- Experimental results
- Conclusion and Future work

Problem Description: Multi-error logic rectification



A faulty implementation of a 3-bit modulo multiplier

- Agnostic to the fault model, check for rectification at particular targets
 - Single-fix Rectification (SFR)
 - Correct circuit by changing function at a single net
- In a general setting, SFR might not be desired or may not exist
 - Multi-fix Rectification (MFR)
 - Correct circuit by changing functions at multiple nets
 - Contribution: Multi-fix rectifiability setup and check

- Fields - set of elements over which operations $(+, \cdot, /)$ can be performed (non-zero elements)
 - Ex. $\mathbb{R}, \mathbb{Q}, \mathbb{C}$
- Finite fields (Galois fields) - Finite set of elements
 - Ex. \mathbb{F}_q , where $q = p^n$, $p = \text{prime}$, $n \in \mathbb{Z}_{\geq 1}$
 - When $n = 1$, $\mathbb{F}_p = \mathbb{Z}_p \pmod{p}$
 - Every digital circuit represents a function over Galois fields
- We are interested in fields of type \mathbb{F}_{2^n}
 - Binary Galois extension fields with characteristic 2 (p)
 - Bit-vector of size n represents 2^n distinct elements
 - Finite field properties allow elegant application of algebraic geometry techniques

Problem Statement and Objective

- A multivariate specification polynomial $f \in \mathbb{F}_{2^n}$
 - n is the operand width
 - Ex. $Z = A \cdot B \pmod{P_n(x)}$ over \mathbb{F}_{2^n}
- A faulty circuit implementation C for specification f
 - Model gates as polynomials over \mathbb{F}_{2^n}
- A primitive polynomial $P_n(x)$ used to construct \mathbb{F}_{2^n}
 - \mathbb{F}_{2^n} constructed as $\mathbb{F}_{2^n} = \mathbb{F}_2[x] \pmod{P_n(x)}$
 - Let γ be one of the roots of $P_n(x)$, i.e. $P_n(\gamma) = 0$
- A set of targets m from C
- Check if C is rectifiable at these m targets

- Boolean logic gates in \mathbb{F}_2 ($\mathbb{F}_2 \subset \mathbb{F}_{2^n}$)

$$z = \sim a \quad \implies z + a + 1 \quad (\text{mod } 2)$$

$$z = a \wedge b \quad \implies z + a \cdot b \quad (\text{mod } 2)$$

$$z = a \vee b \quad \implies z + a \cdot b + a + b \quad (\text{mod } 2)$$

$$z = a \oplus b \quad \implies z + a + b \quad (\text{mod } 2)$$

- Bit-level to word-level correspondence

$$\text{Output} : Z + z_0 + \gamma \cdot z_1 + \cdots + \gamma^{n-1} \cdot z_{n-1}$$

$$\text{Input} : A + a_0 + \gamma \cdot a_1 + \cdots + \gamma^{n-1} \cdot a_{n-1}$$

- Let $R = \mathbb{F}_{2^n}[x_1, \dots, x_d, Z]$
 - $\{f_1, \dots, f_s\} \in R$
- In our context
 - x_1, \dots, x_d : Variables (nets of the circuit)
 - Z : bit-vector representation for variables
 - f_1, \dots, f_s : Polynomials from the circuit (logic gate relations)
- $J = \langle F \rangle = \langle f_1, \dots, f_s \rangle \subseteq R$
 - $\{h_1 f_1 + \dots + h_s f_s : h_i \in R\}$
- Vanishing Ideal: $J_0 = \langle F_0 \rangle = \langle x_1^2 + x_1, \dots, x_d^2 + x_d, Z^{2^n} + Z \rangle$
- Polynomials f_1, \dots, f_s : *basis* or *generators* of J


- $J = \langle F \rangle = \langle f_1, \dots, f_s \rangle \subseteq \mathbb{F}_{2^n}[x_1, \dots, x_d, Z]$
- Let $\mathbf{a} = (a_1, \dots, a_d) \in \mathbb{F}_{2^n}^d$ s.t. $f_1(\mathbf{a}) = \dots = f_s(\mathbf{a}) = 0$

$$V(J) = \text{Set of all } \{\mathbf{a}\} \text{ s.t. } \begin{cases} f_1(\mathbf{a}) = 0, \\ f_2(\mathbf{a}) = 0, \\ \vdots \\ f_s(\mathbf{a}) = 0 \end{cases}$$

- $V(J)$ correspond to function mappings (Truth tables)


Gröbner Basis and Ideal membership

- An ideal $J = \langle f_1, \dots, f_s \rangle \subseteq R$ can have many generators.
 - $J = \langle p_1, \dots, p_m \rangle = \dots = \langle g_1, \dots, g_t \rangle$
- Gröbner Basis (GB) one such set with special properties
 - Determine presence or absence of solutions (varieties)
 - Determine ideal membership of a polynomial
- Let $G = \{g_1, \dots, g_t\}$, and $J = \langle f_1, \dots, f_s \rangle = \langle g_1, \dots, g_t \rangle$
 - G is a Gröbner basis of $J \iff \forall f \in J, f \xrightarrow{g_1, \dots, g_t} 0$
 - Ideal membership: Let f be a polynomial in R :
 - if $f \xrightarrow{g_1, \dots, g_t} 0$, then f is a member of J .



Application: Single-Fix Rectification

- Circuit designed over \mathbb{F}_{2^n} using irreducible polynomial $P_n(x) = P_2(x) = x^2 + x + 1$ with $P_2(\gamma) = 0$



A 2-bit buggy modulo multiplier implementation.


- Denote polynomial $f : Z + A \cdot B$ as the design specification.
- Impose RTTO $>$

$$\begin{array}{lll} f_1 : Z + z_0 + \gamma \cdot z_1; & f_7 : e_0 + s_1 e_2; & f_{12} : s_1 + a_1 b_1; \\ f_2 : A + a_0 + \gamma \cdot a_1; & f_8 : e_1 + s_2 e_2; & f_{13} : s_2 + a_1 b_0; \\ f_3 : B + b_0 + \gamma \cdot b_1; & f_9 : e_2 + e_3 + s_4; & f_{14} : s_3 + a_0 + b_0 + a_0 b_0; \\ f_4 : z_0 + s_0 + e_0; & f_{10} : e_3 + b_0 + s_3; & f_{15} : s_4 + b_0 + 1; \\ f_5 : z_1 + e_0 + r_0; & f_{11} : s_0 + a_0 b_0; & f_{16} : s_5 + a_0 b_1; \\ f_6 : r_0 + e_1 + s_5; & & \end{array}$$

- $F = \{f_1, \dots, f_{16}\}$, $F_0 = \{a_0^2 - a_0, a_1^2 - a_1, b_0^2 - b_0, b_1^2 - b_1\}$
- Ideal Membership Test: $f \xrightarrow{F, F_0} \gamma^1 \cdot (a_0 a_1 b_1 b_0 + a_0 a_1 b_1 + a_1 b_1 b_0 + a_1 b_0) + \gamma^0 \cdot (a_0 a_1 b_1 b_0 + a_0 a_1 b_1 + a_1 b_1 b_0)$

Application: Single-Fix Rectification

- Circuit designed over \mathbb{F}_{2^n} using irreducible polynomial $P_n(x) = P_2(x) = x^2 + x + 1$ with $P_2(\gamma) = 0$



A 2-bit buggy modulo multiplier implementation.

Modeling a patch $\mathbb{F}_{2^m} = \mathbb{F}_{2^1}$ over a circuit

1 Rectification check at net e_3 :

- $J_L = \langle F_L \rangle$, where $F_L = \{f_1, \dots, f_{10} = e_3 + 1, \dots, f_{16}\}$
- $J_H = \langle F_H \rangle$, where $F_H = \{f_1, \dots, f_{10} = e_3, \dots, f_{16}\}$

2 Compute r_L and r_H :

- $r_L = f \xrightarrow{F_L, F_0}_+ (\gamma + 1)a_1 b_1 b_0 + (\gamma + 1)a_1 b_1$
- $r_H = f \xrightarrow{F_H, F_0}_+ (\gamma + 1)a_1 b_1 b_0 + (\gamma)a_1 b_0$


3 Single-fix rectification possible iff $G = GB(r_L \cdot r_H, F_0) = F_0$

- $G = \{a_0^2 - a_0, a_1^2 - a_1, b_0^2 - b_0, b_1^2 - b_1\}$
- Target e_3 admits SFR

- Why does it work in Single-fix?
 - Special case of Multi-fix with $m = 1$
 - Rectification patch modeled over $\mathbb{F}_{2^m} = \mathbb{F}_{2^1} = \mathbb{F}_2$
 - Circuit modeled over \mathbb{F}_{2^n} , can always work over \mathbb{F}_{2^n}
 - $\mathbb{F}_2 \subset \mathbb{F}_{2^n}, \forall n \in \mathbb{Z}_{>1}$
- For Multi-fix, since $m > 1$, \mathbb{F}_{2^m} might not be contained in \mathbb{F}_{2^n}
 - Ex. \mathbb{F}_{2^2} is not contained in \mathbb{F}_{2^3} , $m = 2, n = 3$
- Need a higher composite field \mathbb{F}_{2^k} such that
 - $\mathbb{F}_{2^m} \subset \mathbb{F}_{2^k}$ and $\mathbb{F}_{2^n} \subset \mathbb{F}_{2^k}$
 - What are the mathematical challenges?
 - What primitive polynomial $P_K(x)$ should be used for constructing \mathbb{F}_{2^k}


- Craig interpolation and/or iterative SAT solving [*Huang. et al*, DAC'11][*Huang. et al*, DATE'12]
 - Iteratively and incrementally patch the circuit
 - Compute multiple partial single-fix functions at the given m targets
- Resource aware ECO patch generation [*Jiang. et al*, DAC'18][*Mishchenko. et al*, DAC'18] [*Fujita. et al*, ISCAS'19]
- Approaches infeasible on arithmetic circuits
- Symbolic sampling technique [*Jiang. et al*, DAC'19]
 - Enumerate rectification points functionally and match the circuitry of patches implicitly
 - Scalability achieved by modeling computations in symbolic sampling domain
 - Doesn't discuss application to arithmetic circuits

Application: Multi-fix Rectification



A faulty implementation of a 3-bit ($n=3$) Mastrovito multiplier

MFR example: Word-level representation



Patch function modeled as a 2-bit-vector word ($m=2$) $W = \{r_3, rr_3\} = r_3 + \beta rr_3$
 ($w_0 = r_3, w_1 = rr_3$).

Mathematical Challenge: Picking $P_k(x)$

- Need to represent and manipulate circuit polynomials and the patch function polynomials in one unified domain (composite field)
- Selecting arbitrary $P_k(x)$ leads to erroneous results
- Solved using Univariate Polynomial Factorization

- For a given circuit with data-path size n
 - Polynomials modeled over $R = \mathbb{F}_{2^n}[Z, A, x_1, \dots, x_d]$
 - $\{x_1, \dots, x_d\}$ are all the bit-level variables (nets) in the circuit
 - Z and A are the word-level output and input, respectively
 - \mathbb{F}_{2^n} is constructed as $\mathbb{F}_{2^n} = \mathbb{F}_2[X] \pmod{P_n(X)}$
 - $P_n(X) \in \mathbb{F}_2[X]$ is a given degree- n primitive polynomial; $P_n(\gamma) = 0$
 - The word-level polynomials for Z, A are modeled as:
 - $f_z : Z + \sum_{i=0}^{n-1} \gamma^i z_i$; $f_a : A + \sum_{i=0}^{n-1} \gamma^i a_i$
- Patch W for m targets is computed as a polynomial function in the field \mathbb{F}_{2^m}
 - \mathbb{F}_{2^m} is constructed as $\mathbb{F}_{2^m} = \mathbb{F}_2[X] \pmod{P_m(X)}$
 - We select a degree- m primitive polynomial $P_m(X) \in \mathbb{F}_2[X]$; $P_m(\beta) = 0$
 - The word-level polynomial for W is modeled as:
 - $f_w : W + \sum_{i=0}^{m-1} \beta^i w_i$
 - $\{w_0, \dots, w_{m-1}\} \subset \{x_1, \dots, x_d\}$

- Determine the smallest single field (\mathbb{F}_{2^k}) to operate both circuit (\mathbb{F}_{2^n}) and patch (\mathbb{F}_{2^m})
- Smallest k is $LCM(n, m)$
 - $\mathbb{F}_{2^k} \supset \mathbb{F}_{2^n}$ and $\mathbb{F}_{2^k} \supset \mathbb{F}_{2^m}$
 - \mathbb{F}_{2^k} is constructed as $\mathbb{F}_{2^k} = \mathbb{F}_2[X] \pmod{P_k(X)}$
 - $P_k(X)$ is a degree- k primitive polynomial; $P_k(\alpha) = 0$
- Mathematical challenge: Given $P_n(X)$ and $P_m(X)$, compute $P_k(X)$ such that $P_n(\gamma) = P_m(\beta) = P_k(\alpha) = 0$
 - $\gamma = \alpha^{(2^k-1)/(2^n-1)} = \alpha^\lambda$
 - $\beta = \alpha^{(2^k-1)/(2^m-1)} = \alpha^\mu$
- Solved using factorization of univariate polynomials over finite fields

- Given a monic univariate polynomial $f \in \mathbb{F}_q[X]$, where \mathbb{F}_q is any finite field
 - Find a complete factorization $f = f_1^{e_1} \cdot f_2^{e_2} \cdots f_l^{e_l}$
 - Where f_1, f_2, \dots, f_l are pairwise distinct monic irreducible polynomials in $\mathbb{F}_q[X]$ and e_1, \dots, e_l are positive integers.

- Obtain UPFs of $P_n(X^\lambda)$ and $P_m(X^\mu)$
 - Coefficients will be in \mathbb{F}_2 and degrees will be less than λ and μ , respectively.
 - $P_n(X^\lambda) = P_{n1}^{a1} \cdot P_{n2}^{a2} \dots P_{nl}^{al}$, and
 - $P_m(X^\mu) = P_{m1}^{b1} \cdot P_{m2}^{b2} \dots P_{mg}^{bg}$
- Conjecture: $\exists P_{ni}(X) \in \{P_{n1}, P_{n2}, \dots, P_{nl}\}$ and $\exists P_{mj}(X) \in \{P_{m1}, P_{m2}, \dots, P_{mg}\}$, such that:
 - $P_k(X) = P_{ni}(X) = P_{mj}(X)$,
 - $P_k(X)$ is a degree- k primitive polynomial in $\mathbb{F}_2[X]$ such that $P_k(\alpha) = 0$

- Update ring properties

- $R = \mathbb{F}_q[x_1, \dots, x_d, Z, A, W]$
- Modify RTTO $>$ to place the target W before the lowest indexed target e_0
 - $\{Z\} > \{A > B\} > \{z_0 > z_1 > z_2\} > \{f_0 > e_2 > e_3\} > \{\mathbf{W} > e_0 > e_1 > d_5 > d_6 > d_7 > d_8\} > \{d_0 > d_1 > d_2 > d_3 > d_4\} > \{a_0 > a_1 > a_2 > b_0 > b_1 > b_2\}.$

- Update polynomial set F to F' :

- Delete polynomials for w_i 's
- Delete polynomials in the transitive fan-in of w_i 's only
- Transitive fan-outs of w_i 's need to be replaced with their equivalent word-level representations in terms of W
- Add $f_w : W + \sum_{i=0}^{m-1} \beta^i w_i$

- Composite field: $k = LCM(2, 3) = 6$
 - $UPF(P_3(X^9)) = \{\mathbf{X}^6 + \mathbf{X}^4 + \mathbf{X}^3 + \mathbf{X} + \mathbf{1}, X^6 + X^4 + X^2 + X + 1, \mathbf{X}^6 + \mathbf{X}^5 + \mathbf{1}, X^6 + X^5 + X^2 + X + 1\}$
 - $UPF(P_2(X^{21})) = \{\mathbf{X}^6 + \mathbf{X}^4 + \mathbf{X}^3 + \mathbf{X} + \mathbf{1}, \mathbf{X}^6 + \mathbf{X}^5 + \mathbf{1}, X^6 + X^3 + 1, X^6 + X^5 + X^2 + X + 1, X^6 + X^5 + X^3 + X^2 + 1, X^6 + X + 1, X^6 + X^5 + X^4 + X + 1\}$
 - We will pick $P_6(X) = X^6 + X^4 + X^3 + X + 1$ as the primitive polynomial to setup the unified framework.

- Note that if we incorrectly choose $P_k(X) = X^6 + X^3 + 1$
- For its root α , we have

$$\begin{aligned}\alpha^6 + \alpha^3 + 1 &= 0 \\ (\alpha^3)(\alpha^6 + \alpha^3 + 1) &= 0 \text{ (multiplying by } \alpha^3) \\ \alpha^9 + \alpha^6 + \alpha^3 &= 0 \\ \gamma + 1 &= 0\end{aligned}$$

- But we have $\gamma = \alpha^9$
- Selecting arbitrary $P_k(X)$ leads to erroneous results

- 2-bit rectification patch over the 3-bit circuit can be performed over the field \mathbb{F}_{2^6}
 - Field $\mathbb{F}_{2^6} = \mathbb{F}_2[X] \pmod{P_6(X)}$
- Update polynomial set F to F' as:

$$F' = \{f_1, \dots, f_3, f'_4, f'_5, f_6, f'_7, f'_8, f_9, f_w, f_{11}, f_{13} \dots, f_{20}\}$$

$$\begin{aligned} f'_4 &: z_0 + (\beta W^2 + \beta^2 W) + d_0; & f'_5 &: z_1 + f_0 + (W^2 + W); \\ f'_7 &: f_0 + (\beta W^2 + \beta^2 W) + e_1; & f'_8 &: e_2 + (W^2 + W) + d_6; \\ f_w &: W + e_0 + \beta d_5; & \beta &= \alpha^{21}; \gamma = \alpha^9; \end{aligned}$$

- Multi-fix rectification at target W

- Construct the following ideals:

- $J_i = \langle F'_i \rangle = \{f'_1, \dots, f'_w = W + \delta(i), \dots, f'_s\} : 1 \leq i \leq 2^m,$
 $\delta(0) = 0, \delta(1) = 1, \delta(2) = \beta, \dots, \delta(2^m) = \beta^{2^m-2}$

- Performing the reductions for all $1 \leq i \leq 2^m$:

- $f \xrightarrow{F'_i, F_0^{Pl}}_+ r_i$

- Let $V_{\mathbb{F}_q}(r_i)$ denote the varieties of the respective r_i 's

- Multi-fix rectification exists at target W :

if and only if $\bigcup_{i=1}^{2^m} V_{\mathbb{F}_q}(r_i) = \mathbb{F}_q^{|X_{Pl}|} = V(J_0^{Pl})$

- Constructing the J_i ideals:

- $J_1 = \langle F'_1 \rangle$, where $F'_1[f_w] = W + \delta(1) = W$,
- $J_2 = \langle F'_2 \rangle$, where $F'_2[f_w] = W + \delta(2) = W + 1$,
- $J_3 = \langle F'_3 \rangle$, where $F'_3[f_w] = W + \delta(3) = W + \beta$,
- $J_4 = \langle F'_4 \rangle$, where $F'_4[f_w] = W + \delta(4) = W + \beta^2$

- Reducing the specification $f : Z + A \cdot B$ modulo these ideals, we get:

- $r_1 = f \xrightarrow{F'_1, F_0^{PI}}_+ a_1 b_2 \gamma^3 + a_2 b_1 \gamma^3 + \gamma^4 a_2 b_2$
- $r_2 = f \xrightarrow{F'_2, F_0^{PI}}_+ a_1 b_2 \gamma^3 + a_2 b_1 \gamma^3 + \gamma^4 a_2 b_2 + \gamma^3$
- $r_3 = f \xrightarrow{F'_3, F_0^{PI}}_+ a_1 b_2 \gamma^3 + a_2 b_1 \gamma^3 + \gamma^4 a_2 b_2 + \gamma^4$
- $r_4 = f \xrightarrow{F'_4, F_0^{PI}}_+ a_1 b_2 \gamma^3 + a_2 b_1 \gamma^3 + \gamma^4 a_2 b_2 + \gamma^6$

- Computing $GB(r_1 \cdot r_2 \cdot r_3 \cdot r_4, F_0^{PI}) = F_0^{PI}$

- Target W with nets e_0 and d_5 admits MFR

- Applications:

- RSA, ECC, Error correcting codes, RFID, etc.
 - Crypto-system bugs can leak secret keys [*Biham. et al*, Crypto'08]
 - RFID tag cloning could cause counterfeiting [*Batina. et al*, Security'09]
- Large datapath sizes in ECC crypto systems
 - In \mathbb{F}_{2^n} , $n = 163, 233, 283, 409, 571$ (NIST standard)

- Rectification Motivation:

- Synthesize sub-functions as opposed to complete redesign
- Automated debugging

Table: Word-level multi-fix rectifiability check against word level specification. Time is in seconds; rows marked '*' indicates $m \nmid n$; Benchmark = Mastrovito architecture, n = Datapath Size, #Gates = No. of gates, $K = 10^3$, m = patch size, k = encompassing composite field size, PF = time for polynomial factorization and computing minpoly for the composite field, RC = time for rectification check

n	#Gates	m	k	PF	RC
12	0.45K	2	12	NA	0.4
16	0.8K	2	16	NA	3.2
*16	0.8K	3	48	—	—
*20	0.0	3	60	—	—
32	2.8K	2	32	NA	184
48	6.4K	3	48	NA	—
64	11.2K	2	64	NA	—

MFR Experiments: Custom software

Table: Word-level multi-fix rectifiability check against word level specification. Time is in seconds; Benchmark = Mastrovito architecture, n = Datapath Size, #Gates = No. of gates, $K = 10^3$, m = word length of patch function, k = encompassing composite field size (degree of primpoly used), PF = time for polynomial factorization and computing minpoly for the composite field, PBS = PolyBori setup (ring declaration/poly collection/spec collection), VF = time for verification, MFS = Multi-fix check setup, MFRC = time for multi-fix rectification check, TE = Total execution time

n	#Gates	m	k	PF	PBS	VF	MFS	MFRC	TE
12	0.45K	2	12	<0.01	<0.01	<0.01	<0.01	<0.01	<0.01
12	0.45K	3	12	<0.01	<0.01	<0.01	<0.01	<0.01	<0.01
16	0.8K	2	16	<0.01	<0.01	<0.01	<0.01	<0.01	<0.01
16	0.8K	3	48	<0.01	<0.01	<0.01	<0.01	<0.01	<0.01
32	2.8K	2	32	<0.01	0.1	<0.01	<0.01	<0.01	0.15
64	11.2K	2	64	<0.1	0.5	<0.01	<0.01	0.2	0.9
96	24.5K	2	96	<0.1	1.4	0.1	<0.01	<0.01	1.7
128	43.2K	2	128	<0.3	3.1	0.3	<0.1	<0.1	3.6
163	69.8K	2	326	<0.4	6.2	2.0	<0.1	0.4	7.5
233	119K	2	466	<1	13.0	0.9	0.15	<0.1	14.3
283	190K	2	566	<2	39.0	2.1	0.2	<0.1	41.3
409	384K	2	818	<2	190	3.5	0.5	0.1	195.4
571	827K	2	1042	<3	2170	9.1	1.1	<0.1	2183

- SFR of finite field arithmetic circuits [*Rao. et al*, FMCAD'18][*Rao. et al*, IWLS'18]
 - Quantification based computation
 - Alternate to Craig Interpolation
- Currently addressing function computation at a word-level for finite field arithmetic circuits:
 - Rectification function computation at multiple nets in terms of primary inputs [Due notification GLSVLSI'21]
 - Define and formulate existence of don't cares
 - Devise algorithms to explore don't cares for logic optimization
 - Formulate rectification setup in terms of internal nets of the circuit.
 - Explore word-level don't care formulation in terms of internal nets.
 - Extend the multi-fix approach to integer arithmetic circuits and address the associated challenges.

- [1] V. Rao, U. Gupta, I. Iliaea, A. Srinath, P. Kalla, and F. Enescu, “Post-Verification Debugging and Rectification of Finite Field Arithmetic Circuits using Computer Algebra Techniques,” in *Formal Methods in Computer Aided Design (FMCAD)*, Oct 2018, pp. 1–9.
- [2] V. Rao, U. Gupta, I. Iliaea, P. Kalla, and F. Enescu, “Resolving Unknown Components in Arithmetic Circuits using Computer Algebra Methods - poster presentation,” in *International Workshop on Logic and Synthesis(IWLS)*, 2018.
- [3] U. Gupta, I. Iliaea, V. Rao, A. Srinath, P. Kalla, and F. Enescu, “Rectification of Arithmetic Circuits with Craig Interpolants in Finite Fields,” in *VLSI-SoC: Design and Engineering of Electronics Systems Based on New Computing Paradigms*. Springer International Publishing, June 2019, vol. 561, ch. 5, pp. 79–106.

- [4] —, “On the Rectifiability of Arithmetic Circuits using Craig Interpolants in Finite Fields,” in *IFIP/IEEE Intl. Conf. on VLSI (VLSI-SoC)*, Oct 2018, pp. 49–54.
- [5] U. Gupta, P. Kalla, and V. Rao, “Boolean Gröbner Basis Reductions on Finite Field Datapath Circuits Using the Unate Cube Set Algebra,” *IEEE Trans. on CAD of Integrated Circuits and Systems*, vol. 38, no. 3, pp. 576–588, Mar 2019.
- [6] U. Gupta, I. Iliaea, P. Kalla, F. Enescu, V. Rao, and A. Srinath, “Craig Interpolants in Finite Fields using Algebraic Geometry: Theory and Applications,” in *Intl. Workshop on Logic and Synthesis (IWLS)*, June 2018, pp. 70–77.
- [7] U. Gupta, P. Kalla, and V. Rao, “Boolean Gröbner Basis Reductions on Datapath Circuits Using the Unate Cube Set Algebra,” in *International Workshop on Logic & Synthesis*, pp. 124–131.

THANK YOU!

Questions?