Homework Assignment 3

CS/ECE 6810: Computer Architecture February 14, 2018

Instruction Level Parallelism

Due Date: February 25, 2018. 65 points

Important Notes:

- Solutions turned in must be your own. Please, mention references (if any) at the end of each question. Please refrain from cheating.
- All solutions must be accompanied by the equations used/logic/intermediate steps. Writing only the final answer will receive **zero** credit.
- All units must be mentioned wherever required.
- Late submissions (after 11:59 pm on 02/25/2018) will not be accepted
- All submissions must be in PDF only. Scanned copies of handwritten solutions will not be accepted as a valid submission.

Scalar Processors For the following questions, consider a basic in-order pipeline with bypassing (one instruction in each pipeline stage in any cycle). The pipeline has been extended to handle FP ADD and FP MULT. Assume the following delays between dependent instructions:

- (a) Load feeding any instruction: 1 stall cycle
- (b) FP MULT/ADD feeding store: 4 stall cycles
- (c) Integer ADD feeding a branch: 1 stall cycle
- (d) A conditional branch has 1 delay slot (an instruction is fetched in the cycle after the branch without knowing the outcome of the branch and is executed to completion)
 - 1. **Software Optimization:** Below is the source code and default assembly code for a loop.

```
Source code
for (i=1000; i>0; i--) {
    x[i] = z[i] * y[i];
}

MUL F3, F1, F2
S.D F3, 0(R3)
DADDUI R1, R1, #-8
DADDUI R2, R2, #-8
DADDUI R3, R3, #-8
BNE R1, R4, Loop
NOP
```

- i Show an optimized schedule for this loop without resorting to unrolling. (10 points)
- ii Unroll the loop twice and schedule instructions to minimize stalls. (10 points)
- iii Show the <u>software pipelined</u> version of this code. There is no need to show the prologue and epilogue. (10 points)
- 2. **Software Optimization:** Below is the source code and default assembly code for a loop.

```
Source code
                                 Assembly code
for (i=1000;i>0;i--) {
                                Loop:
                                        L.D F2, 0(R2)
   x[i] = y[i] + z[i]*w[i];
                                        L.D F3, 0(R3)
}
                                        MULT.D F1, F2, F3
                                        L.D F4, 0(R4)
                                        ADD.D F5, F4, F1
                                        S.D F5, 0(R5)
                                        DADDUI R2, R2, \#-8
                                        DADDUI R3, R3, #-8
                                        DADDUI R4, R4, \#-8
                                        DADDUI R5, R5, \#-8
                                        BNE R2, R1, Loop
                                        NOP
```

Show an optimized schedule for this loop without resorting to unrolling. (10 points)

Superscalar Processors: For the following question, consider a superscalar processor which supports <u>two</u> in-order pipelines with bypassing (one instruction in each pipeline stage in any cycle). One pipeline handles only L.D, S.D, ADDUI, and BNE instructions and the second pipeline is designed to handle only FP ADD and FP MULT. Assume the following delays between dependent instructions:

- (a) Load feeding any instruction: 1 stall cycle
- (b) FP MUL/ADD feeding store: 4 stall cycles
- (c) FP MUL/ADD feeding any other instruction: 1 stall cycles
- (d) Integer ADD feeding a branch: 1 stall cycle
- (e) A conditional branch has 1 delay slot (an instruction is fetched in the cycle after the branch without knowing the outcome of the branch and is executed to completion)
- 3. **Software Optimization:** Below is the source code and default assembly code for a loop.

Source code

Assembly code

- i Show an optimized schedule for this loop without resorting to unrolling. (10 points)
- ii Optimize the schedule for this loop using loop unrolling. How many unrolls does it take to avoid stall cycles? (15 points)