
#### CS/ECE 5710/6710

**CMOS Processing** 




FIGURE 3.1 IBM, East Fishkill, NY fab (Courtesy of International Business Machines Corporation. Unauthorized use not permitted.)

N-type Transistor




N-type from the top




▶ Top view shows patterns that make up the transistor

## Diffusion Mask




▶ Mask for just the diffused regions

#### Polysilicon Mask



▶ Mask for just the polysilicon areas

#### Combine the two masks




- ▶ You get an N-type transistor
  - There are other steps in the process...

## IC Fabrication

- ▶ IC fabrication is very similar to screenprinting...
  - Image is created (positive or mask)
  - Exposed onto a screen (photo emulsion)
  - Unexposed parts are washed away
  - Remainder is used as a mask (stencil) for the processing (application of ink)

#### Screen Printing



#### IC Fabrication

- Like Screenprinting
- At a much finer scale of course...
  - Start with a mask that defines where the processing should happen at each step (for each color)
  - Expose mask onto photoresist (emulsion)
  - ▶ Wash away unexposed parts
  - Use hardened polymer as a mask for processing

#### Screen Printing





Multiple masks (separations) are used to make multi-color images

Processing order is important





FIGURE 3.3 Photomasking with a negative resist (lens system between mask and wafer omitted to improve clarity and avoid diffracting the reader ©)

Pearson Education, Inc Publishing as Pearson Addison-Wesley







# metal1 Unit Cell Contact Stud Polysilicon Wordline

Local interconnect between n and p diffusion

n-diffusion

FIGURE 3.12 Partially completed 6-transistor SRAM array using local interconnect (Courtesy of International Business Machines Corporation. Unauthorized use not permitted.)


#### Czochralski Method



- ▶ Need single-crystal silicon to accept impurities correctly
  - Donor elements provide electrons
  - Acceptor elements provide holes
- ▶ Pull a single crystal of silicon from a puddle of molten polycrystalline silicon

## Growing the Silicon Crystal





Single Crystal Silicon Inact

- ▶ Need single crystal structure
  - ▶ Single crystal vs. Polycrystalline silicon (Poly)


#### Slice Crystal into Wafers



▶ Slice into thin wafers (.25mm - 1.0mm), and polish to remove all scratches

#### Lapping and Polishing





#### Oxidation, Growing SiO2




Oxidation Furnace (Silicon Valley Group - Thermco Systems)

Oxidation Layering

- Essential property of silicon is a nice, easily grown, insulating layer of SiO2
  - Use for insulating gates ("thin oxide")
  - Also for "field oxide" to isolate devices

# Making the Mask Chrome Pattern Quartz Substrate Reticle


#### Adding Photoresist




Photoresist Application

- ▶ Photoresist can be positive or negative
  - Does the exposed part turn hard, or the unexposed part?


#### Steppers" Expose the Mask





#### Develop and Bake Photoresist






Oxidation Furnace (Silicon Valley Group - Thermco Systems)

- Developed photoresist is soft, unexposed is hardened
  - So you can etch away the soft (exposed) part

- Use very short wavelength UV light ▶ Single frequency, 436 - 248 nm
- ► Expensive! ~\$5,000,000/machine...

#### Now Etch the SiO2



- Etch the SiO2 to expose the wafer for processing
- ▶ Then Spin Rinse, and Dry

#### Add a Processing Step

- Now that we've got a pattern etched to the right level, we can process the silicon
- Could be:
  - ▶ Ion Implantation (i.e. diffusion)
  - ▶ Chemical Vapor Deposition (silicide, Poly, insulating layers, etc.)
  - ▶ Metal deposition (evaporation or sputtering)
  - Copper deposition (very tricky)



Ion Implanter (Varian Associates)


## Ion Implantation

## Silicon Dioxide Ion Implant

Metal Deposition

- Implant ions into the silicon
  - Donor or Acceptor

#### Chemical Vapor Deposition



CVD Tool (Applied Materials)



CVD Tool (Applied Materials)


#### **Metal Deposition**




PVD Sputtering Tool (Sputtered Films Corporation)

▶ Typically aluminum, gold, tungsten, or alloys

## **Advanced Metalization**






metallization (Courtesy of International Business Machines Corporation. Unauthorized use not permitted.)

Copper is Tricky



SEM view of Copper Interco



Copper Deposition

- ▶ 40% less resistance than Aluminum
  - ▶ 15% system speed increase
- ▶ But, copper diffuses into Silicon and changes the electrical properties

