Variation in our Designs

Ken Stevens

Impact of Variation

"Variability control will determine how successfully we can continue power/performance/area scaling. We are entering the atomic-layer control regime, where every nanometer and every angstrom matters. Added to this, there is growing need for advanced process control capabilities to minimize variations, such as uniformity at the extreme edge of the wafer, surface stoichiometry, line-edge roughness, and intra-die uniformity for different feature sizes."

Yang Pan, Lam Research

Variation

The electrical behavior of our chips are impacted by two main sources of variation:

1. Environmental factors

- These arise based on ambient and operational conditions of a circuit:
 - voltage, temperature fluctuations

2. Physical factors

- Due to non-ideal patterning and implantation in physical circuit
- process variation
- a.k.a. parametric variation

Variation

The big three for variation in an integrated circuit are:

- PVT : Process, voltage, temperature
 - Coupling could be argued as a voltage variation, but is normally considered independently.

Variation

There are significant differences between Environmental and Physical variation:

Process variation

- · Static once the chip has been fabricated
- Usually follows a normal distribution
- · Correlations are usually related to physical distance

Environmental variation

- Variations can change dramatically on a circuit based on operating conditions
- Statistical distributions may or may not apply
- Correlations maybe physical or operation dependent


Classification

Electrical behavior

- \bullet L_e
- V_{th} Width
- Interconnect
- Spatial behavior
 - wafer to wafer
 - die to die
- within die

(CD = Critical Dimension

 $L_{e}=$ effective channel length)



Classification


Systematic

- · Smooth, distant dependent
- Known change with distance
- \bullet CD, COV, Metal R & C, V_{dd} , Temp


Random

- "White" noise
- Distance independence
- \bullet V_{th}

(COV = OVerlap Capacitance)



Process Variation Scaling



Significant increase in variations of effective channel length L_{eff} , wire parameters dimensions and resistivity (W,T,H, ρ), and transistor parameters such as oxide thickness and thresholds (T_{ox} , V_t).

Sources of Variation

- Photolithography
- Gate etch
- Ion implantation
- Thermal processing
- Mask alignment
- Feature angles
- Temperature
- Polishing
- Photoresist molecule size

Process Variation Scaling

There is significant controversy over process variation scaling

- Common claim of loosing a full technology generation due to variation
- Many means of reducing variation at various costs
- Some factors truly are random effects
 - number of dopant atoms

Process Variation Scaling

- Some companies play both games
 - "We must find solutions or variation will significantly damage us."
 - "We know how to mitigate variation so it won't impact us much."
- Even process aware design looses 15% performance to process variation
- All agree solutions must be found and design will be impacted in some form
 - Statistical CAD
 - Design constraints
 - Increased W

Variability Classes

What is difference between variability and uncertainty?

• Uncertainty: sources unknown or model too difficult or costly

Lack of modeling turns variability into uncertainty...

Classes of Variability

Class	Time Scale			
Physical	10^{6}			
Environmental	10^{-4} to 10^{-6}			
Functional	10^{-12}			

Lithography Issues

Wavelength	Year		
365 nm	to 1992		
248 nm	to 2000		
193 nm	current		

193 nm uses deep ultraviolet excimer laser

- 1. 193 nm light etching < 14 nm features
- 2. Major pattern sensitivity to neighborhood
- 3. Poly line edge roughness of 80Å \approx 25% length variation

Lithography Issues




- Semiconductor manufacturing requires best lenses and data rates in world.
 - 1mm slit 22mm long scan 36 mm in < 1 second
 - 2×10^{10} feature pixels with 1/30 feature accuracy
 - Data transfer rate 20 TeraHz (not possible maskless)
- Tool cost sharing part of Moore's Law

Lithography Issues

Double Patterning


A method to break the $0.25k_1$ barrier

Double patterning: a method to break the 0.25 k₁ barrier



Issues are alignment and tech profile.

Lithography Issues



Lithography Issues

Scaling and Technology Requirements in Wavelengths and μ/NA

	-				_	•
CD (nm)	45	32	22	16	11	7
CD/193nm	1/4	1/6	1/9			
CD/(193nm/1.46) Immersion 132nm $\{NA_{EFF} = 1.35\}$	1/3	1/4	1/6	1/8		
$n_{\scriptscriptstyle \rm FLUID}$ 1.55 to 1.75		1/3	1/5	1/7	1/10	
CD/(13.3nm/0.3) EUV NA = 0.3			1/2	1/3	1/4	1/6
CD/(13.3nm/0.5) EUV NA = 0.3				0.6	0.4	1/4

Single Exposure, Double Patterning, N>2, Impossible The above values are roughly normalized $k1 = CD/(\lambda/NA)$ Andy Neureuther

Lithography Issues

Double Patterning


- Uses two lithography and etch steps (LELE) for a single layer
- Reduces pitch by 30%

Triple Patterning

Uses LELELE

Lithography Issues

Pitch Division by Spacer Technology



- Deposition and etch back doubles number of lines
- Control is non-lithographic process
 - Issues are duty cycle and spacer shape

EUV and Multiple Patterning

"The world hopes EUV doesn't require multiple patterning for a while. But the need for precision on the mask is even greater with EUV than with 193i. 193i is blind to small differences on the mask. So long as the local average of the energy and position projected through the mask is preserved, small perturbations aren't 'seen' by 193i. EUV can see a lot better. So it will more accurately reflect the undulations that exist on the mask onto the wafer."

Aki Fujimura, D2S

EUV Analysis

PROBLEMS:


- Must be in vacuum nearly everything absorbs EUV light
- Power source
 - Too slow to make it economically feasible.
- Cleaning/Repair required

ADVANTAGES:

- Less need for multiple patterning
- · Reduction in mask steps
 - Reduce mask count to 50-60 from 80 or so
 - This gets wafers out a month quicker

Multiple Patterning

In addition to resolution enhancement (immersion, OPC): may need quadruple or octuple patterning at 5 nm



"There's an averaging issue because you have to deal with a fairly long trace. You may have a misalignment of a pattern in the die. In the era of severe multi-patterning, you could have three or four misalignment issues, which could affect capacitance and yield."

Greg Yeric, ARM

Simplified EUV Hardware Description

- Based on laser produced plasma technology
- 20 kW CO₂ seed laser source in fab floor
- Droplet generator with 25 μ m tin droplets produced at 50,000/s
- Camera in chamber fires seed laser pre-pulse into droplet to flatten it into a pancake (dosa) like shape
- Main pulse fired to vaporize flat droplet
- Tin becomes plasma, which then emits 13.5 nm EUV light
- Photons hit multi-layered collector mirror, focused on scanner
- Tin splatters and accumulates on collector mirror, which must then be replaced
- Conversion efficiency is 5% (power problem)

EUV at 7 or 5 nm?

- Only use to pattern some critical features with single exposure
 - contacts and vias
- Intel and Sumsung plan to use for 7 nm
- TSMC and GlobalFoundries at 5 nm

Reaching 7 nm Summary

- Five generations are technically feasible beyond the 45nm generation.
 - Extend current technology by multiple patterning, pitch division, alignment, new processes and materials.
 - Extreme Ultra Violet (EUV) could compete at 7 nm with triple/guadruple patterning if ready in 2017.
 - Issues are source power, resist resolution, roughness, and cost.
 - 5 nm technology might reach production in 2020


However technically feasible, it is questionable if they are economically feasible and will provide reduction in cost per logic function.

Back End Issues

- Chemical Mechanical Polishing CMP
 - Dishing
 - Optical resolution on subsequent higher layers
- Variation in capacitance on wires: 50%
- Workload variability of 5% to 95%: power, cooling, performance
- On-chip supplies: 15% supply droops
- Thermal: ambient and self-heating

CMP and Metal Density

Mechanical planarization of deposited material




What is the maximum metal width rule in 500nm process? What is it for a 65nm design?

Lithography Issues

- 1. Random dopant fluctuation
 - Only a few hundred dopants in channel
 - 200mV V_t shifts & 100× leakage
 - 1MBit SRAM yield requires redundant cells: 90nm: 3, 65nm: 230, 45nm: 10K
- 2. Oxide scaling: major power issue
 - 11Å is approx. 6 atomic layers
 - \bullet Visualize a film 6 atomic layers thick covering area of 10^9 atomic layers wide on 300mm wafer
- 3. Negative Bias Temperature Instability: NBTI
 - At negative bias and elevated temp, pFET $\overline{V_t}$ shifts more negative


CMP and Metal Density

Mechanical planarization of deposited material



CMP and Metal Density

Mechanical planarization of deposited material



What is the maximum metal width rule in 500nm process?

What is it for a 65nm design? $12\mu m!$

None!

Source of Parametric Variation

- Lithography
 - optics
 - wavelength
 - planarization
 - reflections
 - pattern dependencies
- Doping
- Defects
 - crystal impurities
 - dust
- Mechanical
 - stepper motors and accuracy

Statistical Models

Statistical descriptions of parametric variation

- 1. Estimate characteristics or statistical distributions
- 2. Understand or minimize impact on performance

Lumped Statistics

Basic system approach

- Assume all variation is random
 - Some variations are systematic and predictable
- Treat each variable as independent
 - Some parameters are correlated
- Determine the margin required for yield
 - ullet Typically 3σ for speed paths, 4-5 σ for races

Modeling

"In addition, increased mask complexity and the need for geometries below 60 nm require model-based processing to have enough precision. Traditional fracturing is insufficient. With each addition of a corner into a given shape, and with each addition of a corner to corner distance that is less than 60–90 nm, the gap between the drawn geometry and the actual mask image becomes significant. We believe that the computational advantage of GPU-acceleration makes accurate model-based processing possible for the 7 nm node."

Aki Fujimura, D2S

Lumped Statistics

Basic approach:

- Characterize distribution over sample set
- Estimate statistical moments to create distribution
- Empirical method: physical sources not considered
- Deterministic (not understood) and random contributions lumped into statistical description
- Example:
 - Measure channel length of fixed design size across wafer
 - Find normal distribution
 - ullet Estimate mean and standard deviation σ

Parametric Variation Classes

For design purposes, there are two important classes:


- 1. Inter-die variation
- 2. Intra-die variation

Our current 300mm (12 inch) wafers contain thousands of die (chips)

Inter-Die Variation

- Parametric variation inside a nominally identical die
- Shift in the mean of some parametric value across all devices on a chip (die)
- Also called die-to-die variation
- Normally assume different physical source: independent variables
- Variation mainly due to
 - steppers and non-planarity
- Solution:
 - process corner simulation
 - fast or slow skewed transistors, chips, etc.

Inter- and Intra-die Variation



Intra-Die Variation

- Deviations occurring within a single die (chip)
 - Loss of matched behavior between structures
- Also called within-die variation
- Variations due to:
 - Random dopant fluctuations, planarization, reflections, pattern dependencies
- Solutions:
 - Design constraints
 - Worst-case modeling
 - Statistical timing analysis

Mechanisms of Process Variation

Device Geometric Variation

- · Affects transistors, resistors, capacitors, etc.
- ullet Channel length L_{eff} , gate oxide thickness, width
 - L_{eff} most significant

Mechanisms of Process Variation

Device Geometric Variation (cont.)

A lithographic source

- 1. Film thickness variation
 - gate oxide thickness
 - relatively well controlled
 - usually a die-to-die issue
- 2. Lateral dimension variations
 - · photolithographic proximity effects
 - systematic pattern dependencies
 - mask, lens, or optics deviations
 - plasma etch dependencies

Mechanisms of Process Variation

Device Material Parameter Variation

1. Doping fluctuations

- Due to dose amount, energy, angle variation, or thermal annealing
- Truly random distribution
- Affects junction depth and dopant profiles, electric parameters like threshold
- Exacerbated by drain engineering (retrograde doping: halo)

2. Deposition and anneal

• Due to deposition variation, silicide formation, grain structure

Affects contact and line resistance

Mechanisms of Process Variation

Device Electrical Parameter Variation

- 1. Threshold and leakage
 - Random placement and concentration of dopants
 - Significant affect at 100nm and smaller
 - In 25nm node V_t uncertainty $\sim rac{10}{\sqrt{W}}$ mV per μ
 - Most affects small devices and those that must be well matched (RAM blocks)

Note energy / variation tradeoff!

Mechanisms of Process Variation

Interconnect Geometry Variations (cont.)

- 1. Contact and via size
 - Etch depth results in different degrees of lateral openings, resistance
 - Etch process variation
 - Systematic layer dependencies

These all have a significant systematic pattern dependence 10-20% variation in damascene, 5% for deposition.

Characterizing Process Variation

Statistical modeling and optimization for process variation

- 1. Extraction of statistical device models
- 2. Sensitivity analysis to estimate the magnitude
- 3. Worst case methods for design guard-bands
- 4. Spatial modeling and mismatch analysis

Mechanisms of Process Variation

Interconnect Geometry Variations

- 1. Line width and spacing
 - Due to photolithography and etch dependencies
- 2. Metal thickness
 - Sputter etched or deposited films
 - Dishing and erosion in damascene (copper polishing) processes
- 3. Dielectric thicknesses
 - Chemical mechanical planarization: CMP
 - Deposition of high density plasma (HDP)

Mechanisms of Process Variation

Interconnect Material Parameter Variations

- 1. Contact and via resistance
- 2. Metal resistivity and dielectric constants
 - · Large wafer-to-wafer variation

Pattern dependencies and directional effects might be important for low- κ dielectrics

Statistical Device Model Extraction

Spice Level 1 MOSFET model for saturation current:

$$I_{ds} = \mu C_{ox} \frac{W}{L - \Delta L} (V_{gs} - V_{th})^2 \quad \text{ for } 0 < V_{gs} - V_{th} < V_{ds}$$

- \bullet Many quantities not directly measurable (e.g. $\Delta L)$
- Infer parameters using Model Parameter Extraction
 - Infer from measurement of I_{ds} versus V_{gs} and V_{ds}
 - · Approximation with finite tolerances
 - Subject to error
- Perform extraction on large population of parameters P
- Estimate statistics of P

Sensitivity Analysis


Relate electrical/simulation results to P such as geometric variation

- Monte Carlo methods
- Use function f to propagate P to Q: Q = f(P)
 - Use 1 st order expansion of analytical function f: $Q + \Delta Q = f(P + \Delta P)$ $\Delta Q \approx \left\|\frac{\partial f}{\partial P}\right\|\Delta P$
 - ullet ΔP and ΔQ are usually standard deviations
 - Assume normal distributions, allows variance to propagate as: $\sigma_Q^2 \approx \left(\frac{\partial f}{\partial P}\right)^2 \sigma_P^2$

Worst Case Analysis

Most common mechanism for analyzing variation is worst-casing However, various components of P can be correlated

• Ignoring correlation gives extreme over-pessimism



Worst Case Analysis

- Goal: measure quality or yield of design
 - · Yield: percent of circuits that meet specification
- Computing yield directly expensive
 - f typically requires complex circuit simulations and statistical evaluation: z = f(P)
 - Example: z is performance, P_{wc} are process corners ...
- · Worst-case models are indirect method of bounding yield
- Normally give unique settings for worst case parameters for each yield value for similar structures (e.g. cell library)
 - delay, power dissipation, noise immunity, leakage, ...

Spatial Variation Modeling and Mismatch

Device matching is moving from analog to digital domain

- When $\Delta P > 0$, we have mismatch or variance
- For truly independent variables, worst mismatch $\approx 2\Delta P$
- Many interesting dependencies can exist:
 - Area
 - Larger areas average variations, reduce ΔP
 - Tradeoff mismatch for larger sizes
 - Physical (spatial) separation
 - Larger systematic or die-to-die variation when in proximity
 - ullet Good model: mismatch \sim square of distance
 - Other spatial systematic parameters

Systemic Spatial Issues

Many spatial (layout) parameters effect variation

- If P has spatially systematic component: $P = P_0 + \mathcal{F}(x,y,\theta) + \tilde{P}_{\mathcal{E}}$ where P_0 is the die mean, \mathcal{F} is spatial distribution, θ random component, $\tilde{P}_{\mathcal{E}}$ remaining random variation
- Without layout information, analysis uses full random distribution
- Locality information (x,y) bounds variation to fully apply systematic to fully random distribution based on proximity


Optical Proximity Correction

OPC is an up-front compensation for diffraction and interference as a result of a photo-mask


- These are systematic variations
- Compensate for errors due to
 - · Diffraction, process effects, line width difference
 - · Edge vs center of arrays
 - · Nested vs isolated lines
 - · Line end shortening
- Sometimes thousands of polygons in a single gate transistor
- Exponential increase in mask data size

Physical Variation Reduction Process

A plethora of techniques used to reduce variation



OPC Example



Clock Tree Example

- · All systematic parameters set to zero
- Metric z is amount of skew between two leaves in H-Tree
- Three sources of variation:
 - ullet Random channel length L_e variation ΔL
 - Random wire width variation ΔW
 - ullet Proximity variation in L_e




Clock Tree Example

Parameter extraction for 250nm process node:

- ullet Random channel length ΔL
 - 65 samples on central buffers and loads
 - N(0.0, 35nm) tolerances
- Random wire width ΔW
 - 63 samples, one in each segment of H-Tree
 - N(0.0, 250nm)
- ullet Spatial channel length ΔL
 - Uniform distribution assumed

Clock Tree Example

Random Channel Length (a), Random Wire width (b), and spatial channel length variation (c) of H-Tree design



Clock Tree Example

Results at 3σ


- ullet Random ΔL
 - constrained 139ps vs. worst case 172ps
- Random ΔW
 - constrained 41ps vs. worst case 49ps
- ullet Spatial ΔL
 - 10ps


H-Tree Statistical Interconnect Impact

Studies using wire width with ILD thickness variation of 3%

- · Statistical nature of wires
 - Variance σ_L^2 in parameter P of interconnect
 - Broken up into n segments of length L_i
 - Total variance σ_P^2 reduced to $\sigma_P^2 = \frac{\sigma_L^2}{r}$
- In hierarchical wire design (wider trunks)
 - ullet Delay variation is \sim 48% of total delay
 - · Wire delay only 12% of that variation
- In data path structures with short wires
 - Variation \sim 18% of total delay
 - Device delay is 48% and wire delay 52% of variation

Interconnect Studies





pattern dependent ILD variation in top level metal in 1GHz design (pg 112)

Affect of fill on pattern dependent wire variations

Main MOSFET Variations

Primary MOSFET variations

- Effective Channel Length
- Polv CD
- Threshold
- Overlap capacitance

 L_e and V_t are largest and most important

Scaling

Increasing variations

- V_t and L_e
 - Mainly due to random dopant fluctuations (V_t) and photoresist molecule size and placement (L_e) .

Slightly decreasing variations

• Wire variations

Major Problem Categories of Variation

1. Resiliency

- No longer defect related, but now degraded
- Example: Good contact was 1Ω vs $1 M\Omega$. Values spreading, "good" contact ranges from $1-100\Omega$.
- This spreads into "bad" value ranges and becomes aging risk

2. Scalability

- 50 design rules for Mead/Conway vs 300 in 90nm
- Rule creep initially for defects and yield: e.g. aligned transistors
- Process shrink/migrateable designs a dream?
- Physical abstraction broken e.g. antenna problem

Major Problem Categories of Variation

- 3. Lithographic Abstraction and Composability
 - Behavior depends on neighborhood
 - ... Now beyond cells ... Not just placing "bricks"
 - OPC modifications enormous!
- 4. Functional Abstraction
 - off currents equal to on currents
 - no longer holds: tout = tin + delay(slope, load)
 - Can't treat transistors as simple logic or booleans (on or off)
 - other second order phenomenon

Coping

- 1. Know Thine Enemy: Can't fix what you can't measure
 - On-chip monitors of thermal, performance Ring Oscillator's, supply, aging...
 - IBM Data: 12 ring oscillators on die, about 200% variation for single oscillator (total die-to-die) and a 50% variation within die.
 - At-speed scan testing

Get data to understand models, use data to drive our CAD models.

Raise level of abstraction of cell to placement aware and interconnect aware.

Coping

- 2. Statistical Static Timing Analysis (SST)
 - Constant + sensitivities + global variation + random
 - Path based SST
 - · Can't do corner-based modeling anymore
- 3. Adapt with Design approaches

Adaptations

- 1. Multiple supply voltages
- 2. Body Biasing
- 3. Dynamic Voltage and Frequency Scaling
- 4. Throttling
- 5. Efficiency scheduling
- 6. Multi-Cores

Process and Design Adaptations

- 7. Metal patterning insertion
- 8. OPC
- 9. Poly (transistor) alignment
- 10. Spatiality
- 11. Pattern dependencies and reflections
 - densities, hammer-head to avoid finger reduction, ...

Design Approaches

12. Averaging effects

- Increase sizes
- Long paths
- Shorting outputs
- Legging?

Our future high performance designs:

- Sea of Gates
- FPGA like design

One More Issue

Power is a big issue, so we want to lower V_{dd} if possible, right? Maybe...

For ultra-low power design, variations dramatically increase below V_{th} exacerbating exponential drop in performance.

Review

- 1. two main sources of variation (environmental, physical)
- 2. PVT
- 3. amount of process variation delay
- 4. sources of parametric verification
- 5. systematic vs. random variations
- 6. how generate statistical models
- 7. why use statistical models
- 8. typical margins in σ for speed paths and races
- 9. die-to-die variation, cause

Review

- 1. model parameter extraction
- 2. sensitivity analysis
- 3. worst case models
- 4. yield
- 5. spatial variation, systematic issues
- 6. OPC
- 7. most important MOSFET variations
- 8. design means of reducing variation
- 9. future design appearance to mitigate variation

Review

- 1. best die-to-die model
- 2. within-die variation, cause
- 3. evaluation models
- 4. variation topology of two main die variations
- 5. geometric variations, source
- 6. material parameter variations, causes and affects
- 7. electrical parameter variation
- 8. CMP
- 9. statistical characterization