SHARED MEMORY SYSTEMS

Mahdi Nazm Bojnordi

Assistant Professor

School of Computing

University of Utah



Overview

- □ Shared memory systems
 - Inconsistent vs. consistent data
- Cache coherence with write back policy
 - MSI protocol
 - MESI protocol
- □ Memory consistency
 - Sequential consistency

Recall: Shared Memory Systems

- Multiple threads employ a shared memory system
 - Easy for programmers
- Complex synchronization mechanisms are required
 - Cache coherence
 - All the processors see the <u>same data</u> for a particular memory address as they should have if there were no caches in the system
 - e.g., snoopy protocol with write-through, write no-allocate
 - Inefficient
 - Memory consistency
 - All memory instructions appear to execute in the program order
 - e.g., sequential consistency


Snooping with Writeback Policy


- Problem: writes are not propagated to memory until eviction
 - Cache data maybe different from main memory
- Solution: identify the owner of the most recently updated replica
 - Every data may have only one owner at any time
 - Only the owner can update the replica
 - Multiple readers can share the data
 - No one can write without gaining ownership first


Modified-Shared-Invalid Protocol


- Every cache block transitions among three states
 - Invalid: no replica in the cache
 - Shared: a read-only copy in the cache
 - Multiple units may have the same copy
 - Modified: a writable copy of the data in the cache
 - The replica has been updated
 - The cache has the only valid copy of the data block
- Processor actions
 - Load, store, evict
- Bus messages
 - BusRd, BusRdX, BusInv, BusWB, BusReply





























Modified, Exclusive, Shared, Invalid

- Also known as Illinois protocol
 - Employed by real processors
 - A cache may have an exclusive copy of the data
 - The exclusive copy may be copied between caches
- □ Pros
 - No invalidation traffic on write-hits in the E state
 - Lower overheads in sequential applications
- □ Cons
 - More complex protocol
 - Longer memory latency due to the protocol