
CS/ECE 5710/6710

Introduction to Layout
Inverter Layout Example
Layout Design Rules

Composite Layout


- ▶ Drawing the mask layers that will be used by the fabrication folks to make the devices
 - ▶ Very different from schematics
 - In schematics you're describing the LOGICAL connections
 - In layout, you also describe the PHYSICAL placement of everything!
 - Use colored regions to define the different layers that are patterned onto the silicon

N-type Transistor




$$G \longrightarrow Vds$$
 Vds Vds Vds Vds Vds

N-type from the top




Top view shows patterns that make up the transistor

Diffusion Mask





▶ Mask for just the diffused regions

Polysilicon Mask





▶ Mask for just the polysilicon areas






Polysilicon mask goes on top of the active






- You get an N-type transistor
 - ▶ There are other steps in the process...

P-type transistor




- ▶ Same type of masks as the N-type
 - ▶ But, you have to get the substrate right
 - and you have to dope the diffusion differently

General CMOS cross section



- ▶ Note that the general substrate is P-type
- ▶ The N-substrate for the P-transistor is in a "well"
- ► There are lots of other layers
 - ▶ Thick SiO2 oxide ("field oxide")
 - ► Thin SiO2 oxide ("gate oxide")
 - ▶ Metal for interconnect

Cutaway Photo








Photo of Interconnect Back to the Inverter Let's walk through drawing this inverter You can draw layers in whatever order makes sense to you... **Layout Basics Layout Basics** ▶ Where poly crosses active = transistor Diffusion, Poly, and metal all conduct For N-type, nactive over the substrate ▶ But resistances are very different (p substrate) Diffusion is worst, poly isn't too bad, metal is by far the best ▶ For P-type, pactive inside an Nwell ▶ Contact cuts are needed to connect ▶ There's really only one "active" mask between layers Inselect and pselect layers define active types Make sure to use the right type of contact! Our setup has separate nactive and pactive colors to help keep things straight. ▶ CC for poly-M1, nactive-M1, pactive-M1 Via1 for M1-M2 Via2 for M2-M3 First Layout the Power Rails Now add Diffusion ▶ Note the M1 contacts in the diffusion ▶ Power rail pitch is important Diffusion by itself will be N-type Allows cells to connect by abutment Diffusion in an N-well will be P-type ▶ Also add the N-well for the P-type transistor ▶ Or will it? The well just defines the substrate type






Layout Design Rules

- ▶ On the class web page
- ▶ Modified version of the MOSIS SCMOS Rev. 8 rules
 - ▶ Modified to show both Lambda and Micron dimensions
 - ▶ All our design will be done in microns
 - ▶ Because of the NCSU tech files
 - ▶ But, even though we're using microns, we're using the SCMOS Lambda rules...
- ▶ Print them out in color if possible!

SCMOS Nwell


Rule	Description	SUBM	
		Lambda	Microns
1.1	Minimum width	12	3.6
1.2	Minimum spacing between wells at different potential	18	5.4
1.3	Minimum spacing between wells at same potential	6	1.8
1.4	Minimum spacing between wells of different type (if both are drawn)	0	0



SCMOS Active (diffusion)


٦	Rule	Description	SUBM	
Ì			Lambda	Microns
	2.1	Minimum width	3	0.9
	2,2	Minimum spacing	3	0.9
	2.3	Source/drain active to well edge	6	1.8
	2.4	Substrate/well contact active to well edge	3	0.9
	2.5	Minimum spacing between non-abutting active of different implant. Abutting active ("split-active") is illustrated under <u>Select Layout Rules</u> .	4	1.2

Note: For analog and critical digital designs, MOSIS recommends the minimum MOS channel widths (active under poly) to be 10 lambda i.e. 3 microns for submission to AMI ABN and CSN



SCMOS Poly

	Rule	Description	SUBM		
١			Lambda	Microns	
	3.1	Minimum width	2	0.6	
	3.2	Minimum spacing over field	3	0.9	
	3.3	Minimum gate extension of active	2	0.6	
	3.4	Minimum active extension of poly	3	0.9	
	3.5	Minimum field poly to active	1	0.3	



SCMOS Select

Rule	Description	SUBM	
		SUBM	Microns
4.1	Minimum select spacing to channel of transistor to ensure adequate source/drain width	3	0.9
4,2	Minimum select overlap of active	2	0.6
4.3	Minimum select overlap of contact	1	0.3
4.4	Minimum select width and spacing (Note: P-select and N-select may be coincident, but must not overlan) (not illustrated)	2	0.6

P+_Select* Poly Active N+ Select*

		SC	MC	DS (Co	ntacts		╙
	Rule	Description	SI	ЈВМ	Rule		3M	
			SUBM	Microns	, reare		Lambda	Microns
	5.1	Exact contact size	2x2	0.6×0.6	6.1	Exact contact size	2x2	0.6×0.6
	5.3	Minimum contact spacing	3	0.9	6.3	Minimum contact spacing	3	0.9
	5.4	Minimum spacing to gate of transistor	2	0.6	6.4	Minimum spacing to gate of transistor	2	0.6
_	5.2.b	Minimum poly overlap	1	0.3	6.2.b	Minimum active overlap	1	0.3
	5.5.b	Minimum spacing to other poly	5	1.5	6.5.b	Minimum spacing to diffusion active	5	1.5
	5.6.b	Minimum spacing to active (one	2	0.6	6.6.b	Minimum spacing to field poly (one contact)	2	0.6
		5.7.b Minimum spacing to active (many contacts)			6.7.b	Minimum spacing to field poly (many	3	0.9
	5.7.b		3	0.9	6.8.b	Minimum spacing to poly contact	4	1,2

