### Lecture: Coherence Protocols

 Topics: wrap-up of memory systems, multi-thread programming models, snooping-based protocols

# **Future Memory Trends**

- Processor pin count is not increasing
- High memory bandwidth requires high pin frequency
- High memory capacity requires narrow channels per "DIMM"
- 3D stacking can enable high memory capacity and high channel frequency (e.g., Micron HMC)

## **Future Memory Cells**

- DRAM cell scaling is expected to slow down
- Emerging memory cells are expected to have better scaling properties and eventually higher density: phase change memory (PCM), spin torque transfer (STT-RAM), etc.
- PCM: heat and cool a material with elec pulses the rate of heat/cool determines if the material is crystalline/amorphous; amorphous has higher resistance (i.e., no longer using capacitive charge to store a bit)
- Advantages: non-volatile, high density, faster than Flash/disk
- Disadvantages: poor write latency/energy, low endurance


### Silicon Photonics

- Game-changing technology that uses light waves for communication; not mature yet and high cost likely
- No longer relies on pins; a few waveguides can emerge from a processor
- Each waveguide carries (say) 64 wavelengths of light (dense wave division multiplexing – DWDM)
- The signal on a wavelength can be modulated at high frequency – gives very high bandwidth per waveguide

# Multiprocs -- Memory Organization - I

- Centralized shared-memory multiprocessor or Symmetric shared-memory multiprocessor (SMP)
- Multiple processors connected to a single centralized memory – since all processors see the same memory organization → uniform memory access (UMA)
- Shared-memory because all processors can access the entire memory address space
- Can centralized memory emerge as a bandwidth bottleneck? – not if you have large caches and employ fewer than a dozen processors


# SMPs or Centralized Shared-Memory



# Multiprocs -- Memory Organization - II

- For higher scalability, memory is distributed among processors → distributed memory multiprocessors
- If one processor can directly address the memory local to another processor, the address space is shared → distributed shared-memory (DSM) multiprocessor
- If memories are strictly local, we need messages to communicate data → cluster of computers or multicomputers
- Non-uniform memory architecture (NUMA) since local memory has lower latency than remote memory

## Distributed Memory Multiprocessors



# Shared-Memory Vs. Message-Passing

#### **Shared-memory:**

- Well-understood programming model
- Communication is implicit and hardware handles protection
- Hardware-controlled caching

#### Message-passing:

- No cache coherence → simpler hardware
- Explicit communication → easier for the programmer to restructure code
- Sender can initiate data transfer

### Ocean Kernel

```
Procedure Solve(A)
begin
 diff = done = 0;
 while (!done) do
    diff = 0;
    for i \leftarrow 1 to n do
      for j \leftarrow 1 to n do
        temp = A[i,j];
        A[i,j] \leftarrow 0.2 * (A[i,j] + neighbors);
        diff += abs(A[i,j] - temp);
      end for
    end for
    if (diff < TOL) then done = 1;
 end while
end procedure
```

## Shared Address Space Model

```
int n, nprocs;
float **A, diff;
LOCKDEC(diff_lock);
BARDEC(bar1);
main()
begin
  read(n); read(nprocs);
 A \leftarrow G_MALLOC();
  initialize (A);
  CREATE (nprocs, Solve, A);
  WAIT_FOR_END (nprocs);
end main
```

```
procedure Solve(A)
  int i, j, pid, done=0;
  float temp, mydiff=0;
  int mymin = 1 + (pid * n/procs);
  int mymax = mymin + n/nprocs -1;
  while (!done) do
    mydiff = diff = 0;
    BARRIER(bar1,nprocs);
    for i ← mymin to mymax
      for j \leftarrow 1 to n do
      endfor
    endfor
    LOCK(diff_lock);
    diff += mydiff;
    UNLOCK(diff_lock);
    BARRIER (bar1, nprocs);
    if (diff < TOL) then done = 1;
    BARRIER (bar1, nprocs);
  endwhile
```

#### Message Passing Model

```
main()
                                                   for i \leftarrow 1 to nn do
 read(n); read(nprocs);
                                                     for j \leftarrow 1 to n do
  CREATE (nprocs-1, Solve);
 Solve();
                                                     endfor
  WAIT FOR END (nprocs-1);
                                                   endfor
                                                   if (pid != 0)
procedure Solve()
                                                    SEND(mydiff, 1, 0, DIFF);
  int i, j, pid, nn = n/nprocs, done=0;
                                                    RECEIVE(done, 1, 0, DONE);
 float temp, tempdiff, mydiff = 0;
                                                   else
  myA \leftarrow malloc(...)
                                                    for i \leftarrow 1 to nprocs-1 do
  initialize(myA);
                                                      RECEIVE(tempdiff, 1, *, DIFF);
  while (!done) do
                                                      mydiff += tempdiff;
    mydiff = 0;
                                                    endfor
    if (pid != 0)
                                                    if (mydiff < TOL) done = 1;
      SEND(&myA[1,0], n, pid-1, ROW);
                                                    for i ← 1 to nprocs-1 do
    if (pid != nprocs-1)
                                                      SEND(done, 1, I, DONE);
      SEND(&myA[nn,0], n, pid+1, ROW);
                                                    endfor
    if (pid != 0)
                                                   endif
      RECEIVE(&myA[0,0], n, pid-1, ROW);
                                                 endwhile
    if (pid != nprocs-1)
      RECEIVE(\&myA[nn+1,0], n, pid+1, ROW);
                                                                                  12
```

### **SMPs**

- Centralized main memory and many caches → many copies of the same data
- A system is cache coherent if a read returns the most recently written value for that word

Time	Event	Value of X in	Cache-A	Cache-B	Memory
0			-	-	1
1	CPU-A reads	s X	1	-	1
2	CPU-B reads	s X	1	1	1
3	CPU-A store	s 0 in X	0	1	0

### Cache Coherence


A memory system is coherent if:

- Write propagation: P1 writes to X, sufficient time elapses,
   P2 reads X and gets the value written by P1
- Write serialization: Two writes to the same location by two processors are seen in the same order by all processors
- The memory consistency model defines "time elapsed" before the effect of a processor is seen by others and the ordering with R/W to other locations (loosely speaking – more later)

### Cache Coherence Protocols

- Directory-based: A single location (directory) keeps track of the sharing status of a block of memory
- Snooping: Every cache block is accompanied by the sharing status of that block – all cache controllers monitor the shared bus so they can update the sharing status of the block, if necessary
- Write-invalidate: a processor gains exclusive access of a block before writing by invalidating all other copies
- Write-update: when a processor writes, it updates other shared copies of that block


# SMPs or Centralized Shared-Memory




## Design Issues

- Invalidate
- Find data
- Writeback / writethrough

- Cache block states
- Contention for tags
- Enforcing write serialization



# SMP Example



# **SMP** Example

	Α	В	С
A: Rd X			
B: Rd X			
C: Rd X			
A: Wr X			
A: Wr X			
C: Wr X			
B: Rd X			
A: Rd X			
A: Rd Y			
B: Wr X			
B: Rd Y			
B: Wr X			
B: Wr Y			

# **SMP** Example

	Α	В	С
A: Rd X B: Rd X C: Rd X A: Wr X A: Wr X C: Wr X B: Rd X A: Rd X A: Rd Y B: Wr X B: Rd Y B: Wr X B: Wr X B: Wr X	S S S M M M I I S S (Y) S (Y) S (Y) S (Y) I	S S I I I S S S (X) M (X) S (Y) M (X) M (Y)	Rd-miss req; mem responds Rd-miss req; mem responds S Rd-miss req; mem responds I Upgrade req; no resp; others inv I Cache hit M Wr-miss req; A resp & inv; no wrtbk S Rd-miss req; C resp; wrtbk to mem S Rd-miss req; mem responds S (X) Rd-miss req; X evicted; mem resp I Upgrade req; no resp; others inv I Rd-miss req; mem resp; X wrtbk I Wr-miss req; mem resp; Y evicted I Wr-miss req; mem resp; others inv;
			X wrtbk

# **Example Protocol**

Request	Source	Block state	Action
Read hit	Proc	Shared/excl	Read data in cache
Read miss	Proc	Invalid	Place read miss on bus
Read miss	Proc	Shared	Conflict miss: place read miss on bus
Read miss	Proc	Exclusive	Conflict miss: write back block, place read miss on bus
Write hit	Proc	Exclusive	Write data in cache
Write hit	Proc	Shared	Place write miss on bus
Write miss	Proc	Invalid	Place write miss on bus
Write miss	Proc	Shared	Conflict miss: place write miss on bus
Write miss	Proc	Exclusive	Conflict miss: write back, place write miss on bus
Read miss	Bus	Shared	No action; allow memory to respond
Read miss	Bus	Exclusive	Place block on bus; change to shared
Write miss	Bus	Shared	Invalidate block
Write miss	Bus	Exclusive	Write back block; change to invalid


### Cache Coherence Protocols

- Directory-based: A single location (directory) keeps track of the sharing status of a block of memory
- Snooping: Every cache block is accompanied by the sharing status of that block – all cache controllers monitor the shared bus so they can update the sharing status of the block, if necessary
- Write-invalidate: a processor gains exclusive access of a block before writing by invalidating all other copies
- Write-update: when a processor writes, it updates other shared copies of that block


## **Directory-Based Cache Coherence**

- The physical memory is distributed among all processors
- The directory is also distributed along with the corresponding memory
- The physical address is enough to determine the location of memory
- The (many) processing nodes are connected with a scalable interconnect (not a bus) – hence, messages are no longer broadcast, but routed from sender to receiver – since the processing nodes can no longer snoop, the directory keeps track of sharing state

## Distributed Memory Multiprocessors



## **Directory-Based Example**



# **Directory Example**

	А	В	С	Dir	Comments
A: Rd X					
B: Rd X					
C: Rd X					
A: Wr X					
A: Wr X					
C: Wr X					
B: Rd X					
A: Rd X					
A: Rd Y					
B: Wr X					
B: Rd Y					
B: Wr X					
B: Wr Y					

# **Directory Example**

	Α	В	С	Dir	Comments
A: Rd X	S			S: A	Req to dir; data to A
B: Rd X	S	S		S: A, B	Req to dir; data to B
C: Rd X	S	S	S	S: A,B,C	Req to dir; data to C
A: Wr X	M	1	1	M: A	Req to dir;inv to B,C;dir recv ACKs;perms to A
A: Wr X	M	1	1	M: A	Cache hit
C: Wr X	1	1	M	M: C	Req to dir;fwd to A; sends data to dir; dir to C
B: Rd X	1	S	S	S: B, C	Req to dir;fwd to C;data to dir;dir to B; wrtbk
A: Rd X	S	S	S	S:A,B,C	Req to dir; data to A
A: Rd Y	S(Y)	S	S	X:S: A,B,C	(Y:S:A) Req to dir; data to A
B: Wr X	S(Y)	M	1	X:M:B	Req to dir; inv to A,C;dir recv ACK;perms to B
B: Rd Y	S(Y)	S(Y)	1	X: - Y:S:A	Reg to dir; data to B; wrtbk of X
B: Wr X	S(Y)	M(X)	1	X:M:B Y:	S:A,B Req to dir; data to B
B: Wr Y		M(Y)	1	X: - Y:M:	
					perms and data to B;wrtbk of X

### Cache Block States

 What are the different states a block of memory can have within the directory?

- Note that we need information for each cache so that invalidate messages can be sent
- The block state is also stored in the cache for efficiency
- The directory now serves as the arbitrator: if multiple write attempts happen simultaneously, the directory determines the ordering

## **Directory Actions**

- If block is in uncached state:
  - Read miss: send data, make block shared
  - Write miss: send data, make block exclusive
- If block is in shared state:
  - > Read miss: send data, add node to sharers list
  - Write miss: send data, invalidate sharers, make excl
- If block is in exclusive state:
  - Read miss: ask owner for data, write to memory, send data, make shared, add node to sharers list
  - > Data write back: write to memory, make uncached
  - Write miss: ask owner for data, write to memory, send data, update identity of new owner, remain exclusive

# Title

Bullet