Hardware Implementation of Advanced Encryption Standard

Yogesh Kumar IITM, Gwalior

Yogeshelex90@yahoo.co.in

Prashant Purohit RJIT, BSF Academy Tekanpur, Gwalior er.prashantpurohit@gmail.com

Abstract: Advanced Encryption Standard, a federal information processing standard is an approved cryptographic algorithm that can be used to protect electronic data. The AES can be programmed in software or built with pure hardware. However field programmable gate array offers a quicker and more customizable solution. This paper presents the AES algorithm with regard to FPGA and the very high speed integrated circuit hardware description language. Modelsim SE PLUS 5.7g soft ware is used for simulation and optimization of the synthesizable VHDl code. Synthesizing and implementation of the code carried out on Xilinx –project navigator, ISE 8.2i suite. All the transformations of both encryption and decryption are simulated using an iterative design approach in order to minimize consumption. This paper talks of AES 128 bit block and 128 bit cipher key and is implemented on Spartan 3 FPGA.

Index Terms—FPGA, VHDL

I. INTRODUCTION

Cryptography plays an important role in the security of data transmission. Cryptography is a discipline in mathematics pertaining to providing information security. Cryptographic methods are used for providing three forms of security namely confidentiality, data integrity authentication. Confidentiality refers to protection of information from unauthorized access [1]. An undesired communicating party, called adversary must not be able to access the private information. Data integrity; ensures that information has not been manipulated in any unauthorized way. Authentication: methods are studied in two groups: entity authentication and message authentication. Message authentication provides means of detecting any modifications to the message. Entity authentication assures the receiver of a message, about both the identity of the sender and his active participation. To have better and advanced algorithm for this purpose, the AES algorithm is considered for efficient software and hardware implementations. This paper presents hardware implementation for the AES algorithm. Compared to software implementations, hardware implementation provided more physical security as well as higher speed. Different application of the AES algorithm may require different speed/area trade-offs. Some application such as smart cards and cellular phones, require small area .other applications WWW severs and ATMs, are speed critical. Some other application such as digital video recorder, require an optimization of speed /area ratio.

II. THE AES ALGORITHM

The AES algorithm is a symmetric-key block cipher in which both the sander and receiver use a single key to encrypt and decrypted the information. Although in [1] the block length can be 128, 192, or 256 bits, the AES algorithm [2] only adopted the block length of 128 bits. Meanwhile, the key length can be 128,192 or 256 bits. The AES algorithm, internal operation is performed on two dimensional array of Bytes called state, and each byte consist of 8 bits the state consist of four rows of bytes and each row has Nb bytes. Each bytes denoted by Si, j (0<i<4,0<j<Nb). Since the block length is 128 bits, each row of state contains Nb =128/(4*8)=4 bytes. The four bytes in each column of the state array form a 32 bit word, with the row number as the index for the four bytes in each word. At the beginning of encryption or decryption, the array of input bytes is mapped to the state array as illustrated in fig.1, assuming a 128 bit block can be expressed as 16 bytes: in 0, in 1, in 2, in 3.....in 15. The encryption / decryption are performed on the state, at the and of which the final value is mapped to the output bytes array out 0, out 1, out 2 ,.....out 15.




Fig 1 mapping of input bytes, state array and output bytes

The key of the AES algorithm can be mapped to four rows of bytes in a similar way , except the number of bytes in each row denoted by Nk can be 4,6,or 8 when the length of the key, K, is 128, 192 or 256 bits, respectively. The Aes algorithm is an iterative algorithm . Each iteration can be called a rounds, Nr, is 10 when Nk =4, Nr=12 when NK=6, and Nr 14 when Nk=8.

A. Step for Encryption and Decryption

The different step involve in algorithm are as follows:

1. Initial round -modulo 2 addition of the 4X4 state matrix

And the round key, also represented as a 4X4 matrix is performed.

2. Rounds:

Sub byte: A non linear substitution steps where each byte is replaced with another according to a look up table called S-Box. the AES S-Box is a 256 entry



table composed of two transformations such as GF(2⁸) and an affine multiplicative inverse in transformation. For decryption, inverse S-Box is obtained by applying inverse affine transformation followed by multiplicative inversion in GF (2⁸); where affine transformation is a transformation consisting of multiplication by a matrix followed by the addition of vector. Then shift rows: a transition step where rows of the state is shifted cyclically to the left using 0,1,2 and 3 byte offset for encryption while for decryption, rotation is applied to right, after that mix column: a matrix operation which operates on the columns of the state, combining the four bytes in each column. Each column of the state matrix is multiplied by a constant fixed matrix

For the Inverse Mixcolumn the multiplication matrix is:

1			1
0E	OB	OD	09
09	0E	OB	0D
OD.	09	0E	OB
ов	0D	09	0E
L			

AddRound key: each byte of the state is combined with the round key; each round is derived from the cipher key using a key schedule. The above four round are iteratively carried out nine times. GF (2⁸). In final rounds: each of the transformation Sub Byte, Shift Rows, and Add Round Key is performed only once. It is noted that the mix columns Operation is not performed in this round.




Fig 2 The structure of AES encryption /decryption

III. AES IMPLEMENTATION

A. AES Implementation details

The Algorithm is implemented in ECB mode.




Figure 3 Architectural block diagram

The decryption process follows virtually the same order as encryption except for another round of mix columns on the generated keys before giving them to the add round key step. .

THE ENCRYPTION/DECRYPTION SEQUENCE

Input data and key is fed in two blocks of 64 bits in consecutive clock cycles with the load signal. 64 bits of input and key are read in the pos-edge after the load signal goes high and another block of 64 bits of input and key are read in the pos-edge after the load signal goes low. Hence the complete data and key is loaded only when the load signal makes a low-high-low transition (basically a pulse). The process starts once the start signal is pulsed and the output is validated with 'done' signal 13 clock cycles after the 'start' signal goes low. 'Done' remains high until the next start cycle.




Figure -4 Process sequence for encryption/decryption

IV. RESULTS

the algorithm has been simulated and the results are shown in figures 5 and 6. The results are showing the reduction of area required when it is implemented on FPGA and having high data rate. The practical results are in accordance to theoretical predictions and satisfy the encryption and decryption methodology. The results are for 192 Kbps and 256 Kbps whereas the earlier implementations are for 128 Kbps.




Fig 5: implementation with 192 Kbps




Fig 6: implementation with 256 Kbps

IV. CONCLUSION

The hardware implementation of AES is started with the deign and the RTL development of the AES. The modelsim is used for simulation and it is targeted onto the FPGA Xilinx Spartan 3, along with the interfacing kit such as key board and LCD display for input and output display. Coding is done using VHDL as per design 70% of the resources of the FPGA are required and total memory usage is 75404 KB.

V. References

- J. Daemean and R.Rijmen, "AES Proposal: Rijndeal", version 2, 1999. Available at http://www.esat.kuleuveb.ac.be/rijmen/rijndeal.
- Advanced Encryption Standrad(AES) », federal information processing standrad s 197, November 26,2001.
- Chitu c, Chien D, Chang F., " A hardware implementation in FPGA of the
- Rijndael Algorithm ", cirduit and system, vol 1 pp 507-10 ,2002, Elbeit A, Yip W; " Single- chip FPGA implementation of a pipelined memory - based AES rijndeal Encryption Design"IEEE Transactions on very larg scale intregration systems aug 2001,pp 545-557
- Hsu, Tsai,Lui, and Lin," VHDL MOeling for digital design synthsis ", Kluwer Academic press 1995
- Sudhkar Yalamanchilli, "introductory VHDl from simulation to synthesis", Xilinx Design series, orentice hall ,2002
- Advanced Encryption Standard (RIJNDEAL)http://www.esat.kuleuven.ac.be/rilmen/rijndael/
- Xilinx Spartan3 FPGA Family: complete Data sheet, www.xilinx.org