Lecture: Static ILP

• Topics: predication, speculation (Sections C.5, 3.2)

Scheduled and Unrolled Loop

```
Loop:
       L.D
              F0, 0(R1)
              F6, -8(R1)
       L.D
       L.D
              F10,-16(R1)
       L.D F14, -24(R1)
      ADD.D F4, F0, F2
      ADD.D F8, F6, F2
      ADD.D F12, F10, F2
      ADD.D F16, F14, F2
       S.D F4, 0(R1)
       S.D F8, -8(R1)
       DADDUI R1, R1, # -32
       S.D
              F12, 16(R1)
       BNE
              R1,R2, Loop
              F16, 8(R1)
       S.D
```

LD -> any: 1 stall
FPALU -> any: 3 stalls
FPALU -> ST: 2 stalls
IntALU -> BR: 1 stall

Execution time: 14 cycles or 3.5 cycles per original iteration

LD -> any : 1 stall
FPMUL -> any: 5 stalls
FPMUL -> ST : 4 stalls
IntALU -> BR : 1 stall

```
for (i=1000; i>0; i--)
x[i] = y[i] * s;
```

Source code

```
Loop: L.D F0, 0(R1) ; F0 = array element MUL.D F4, F0, F2 ; multiply scalar S.D F4, 0(R2) ; store result DADDUI R1, R1,#-8 ; decrement address pointer DADDUI R2, R2,#-8 ; decrement address pointer BNE R1, R3, Loop ; branch if R1 != R3 NOP
```

Assembly code

How many unrolls does it take to avoid stall cycles?

LD -> any: 1 stall

FPMUL -> any: 5 stalls

FPMUL -> ST: 4 stalls

IntALU -> BR: 1 stall

```
for (i=1000; i>0; i--)
x[i] = y[i] * s;
```

Source code

```
Loop: L.D F0, 0(R1) ; F0 = array element MUL.D F4, F0, F2 ; multiply scalar S.D F4, 0(R2) ; store result DADDUI R1, R1,#-8 ; decrement address pointer DADDUI R2, R2,#-8 ; decrement address pointer BNE R1, R3, Loop ; branch if R1 != R3 NOP
```

Assembly code

How many unrolls does it take to avoid stall cycles?

Degree 2: LD LD MUL MUL DA DA 1s SD BNE SD

Degree 3: LD LD LD MUL MUL MUL DA DA SD SD BNE SD

12 cyc/3 iterations

Superscalar Pipelines

Integer pipeline

FP pipeline

Handles L.D, S.D, ADDUI, BNE

Handles ADD.D

What is the schedule with an unroll degree of 5?

Superscalar Pipelines

	Integer pipeline		FP pipeline	
Loop:	L.D	F0,0(R1)		
	L.D	F6,-8(R1)		
	L.D	F10,-16(R1)	ADD.D F4	,F0,F2
	L.D	F14,-24(R1)	ADD.D F8	,F6,F2
	L.D	F18,-32(R1)	ADD.D F12	2,F10,F2
	S.D	F4,0(R1)	ADD.D F1	6,F14,F2
	S.D	F8,-8(R1)	ADD.D F2	0,F18,F2
	S.D	F12,-16(R1)		
	DADDUI R1,R1,# -40			
	S.D	F16,16(R1)		
	BNE	R1,R2,Loop		
	S.D	F20,8(R1)		

- Need unroll by degree 5 to eliminate stalls (fewer if we move DADDUI up)
- The compiler may specify instructions that can be issued as one packet
- The compiler may specify a fixed number of instructions in each packet:
 Very Large Instruction Word (VLIW)

LD -> any: 1 stall
FPMUL -> any: 5 stalls
FPMUL -> ST: 4 stalls
IntALU -> BR: 1 stall

```
for (i=1000; i>0; i--)
x[i] = y[i] * s; Source code
```

```
Loop: L.D F0, 0(R1) ; F0 = array element
MUL.D F4, F0, F2 ; multiply scalar
S.D F4, 0(R2) ; store result
DADDUI R1, R1,# -8 ; decrement address pointer
DADDUI R2, R2,#-8 ; decrement address pointer
BNE R1, R3, Loop ; branch if R1 != R3
NOP
```

Assembly code

How many unrolls does it take to avoid stalls in the superscalar pipeline?

LD -> any : 1 stall FPMUL -> any: 5 stalls FPMUL -> ST: 4 stalls

IntALU -> BR: 1 stall

```
for (i=1000; i>0; i--)
  x[i] = y[i] * s;
```

Source code

```
L.D
               F0, 0(R1)
                            ; F0 = array element
Loop:
       MUL.D F4, F0, F2; multiply scalar
       S.D
               F4, O(R2); store result
       DADDUI R1, R1,# -8 ; decrement address pointer
       DADDUI R2, R2,#-8
                            ; decrement address pointer
       BNE
               R1, R3, Loop ; branch if R1 != R3
       NOP
```

Assembly code

 How many unrolls does it take to avoid stalls in the superscalar pipeline? LD

LD

LD MUL

MUL

I D MUL


LD MUL

MUL MUL SD


7 unrolls. Could also make do with 5 if we moved up the DADDUIs.

8

Software Pipeline?!



Software Pipeline



Software Pipelining

```
Loop:
       L.D
               F0, 0(R1)
                                     Loop:
                                             S.D
                                                     F4, 16(R1)
       ADD.D F4, F0, F2
                                            ADD.D
                                                     F4, F0, F2
       S.D F4, 0(R1)
                                             LD
                                                     F0, 0(R1)
       DADDUI R1, R1,# -8
                                             DADDUI R1, R1,# -8
               R1, R2, Loop
                                                     R1, R2, Loop
       BNE
                                             BNE
```

- Advantages: achieves nearly the same effect as loop unrolling, but without the code expansion – an unrolled loop may have inefficiencies at the start and end of each iteration, while a sw-pipelined loop is almost always in steady state – a sw-pipelined loop can also be unrolled to reduce loop overhead
- Disadvantages: does not reduce loop overhead, may require more registers

LD -> any: 1 stall
FPMUL -> any: 5 stalls
FPMUL -> ST: 4 stalls
IntALU -> BR: 1 stall

```
for (i=1000; i>0; i--)
x[i] = y[i] * s; Source code
```

```
Loop: L.D F0, 0(R1) ; F0 = array element MUL.D F4, F0, F2 ; multiply scalar S.D F4, 0(R2) ; store result DADDUI R1, R1,#-8 ; decrement address pointer DADDUI R2, R2,#-8 ; decrement address pointer BNE R1, R3, Loop ; branch if R1 != R3 NOP
```

Assembly code

Show the SW pipelined version of the code and does it cause stalls?

LD -> any: 1 stall

FPMUL -> any: 5 stalls

FPMUL -> ST: 4 stalls

IntALU -> BR: 1 stall

```
for (i=1000; i>0; i--)
x[i] = y[i] * s; Source code
```

```
Loop: L.D F0, 0(R1) ; F0 = array element
MUL.D F4, F0, F2 ; multiply scalar
S.D F4, 0(R2) ; store result
DADDUI R1, R1,# -8 ; decrement address pointer
DADDUI R2, R2,#-8 ; decrement address pointer
BNE R1, R3, Loop ; branch if R1 != R3
NOP
```

Assembly code

Show the SW pipelined version of the code and does it cause stalls?

```
Loop: S.D F4, 0(R2)

MUL F4, F0, F2

L.D F0, 0(R1)

DADDUI R2, R2, #-8

BNE R1, R3, Loop

DADDUI R1, R1, #-8
```

There will be no stalls

Predication

- A branch within a loop can be problematic to schedule
- Control dependences are a problem because of the need to re-fetch on a mispredict
- For short loop bodies, control dependences can be converted to data dependences by using predicated/conditional instructions

Predicated or Conditional Instructions

```
if (R1 == 0)

R2 = R2 + R4

else

R6 = R3 + R5

R4 = R2 + R3
R7 = !R1

R8 = R2

R2 = R2 + R4 (predicated on R7)

R6 = R3 + R5 (predicated on R1)

R4 = R8 + R3 (predicated on R1)
```

Predicated or Conditional Instructions

- The instruction has an additional operand that determines whether the instr completes or gets converted into a no-op
- Example: Iwc R1, 0(R2), R3 (load-word-conditional) will load the word at address (R2) into R1 if R3 is non-zero; if R3 is zero, the instruction becomes a no-op
- Replaces a control dependence with a data dependence (branches disappear); may need register copies for the condition or for values used by both directions

```
if (R1 == 0)

R2 = R2 + R4

else

R6 = R3 + R5

R4 = R2 + R3

R7 = !R1 ; R8 = R2 ;

R2 = R2 + R4 (predicated on R7)

R6 = R3 + R5 (predicated on R1)

R4 = R8 + R3 (predicated on R1)
```

Use predication to remove control hazards in this code

if
$$(R1 == 0)$$

 $R2 = R5 + R4$
 $R3 = R2 + R4$
else
 $R6 = R3 + R2$

Use predication to remove control hazards in this code

```
if (R1 == 0)

R2 = R5 + R4

R3 = R2 + R4

else

R6 = R3 + R2 (predicated on R7)

R3 = R2 + R4 (predicated on R7)


R3 = R2 + R4 (predicated on R7)
```

Complications

- Each instruction has one more input operand more register ports/bypassing
- If the branch condition is not known, the instruction stalls (remember, these are in-order processors)
- Some implementations allow the instruction to continue without the branch condition and squash/complete later in the pipeline – wasted work
- Increases register pressure, activity on functional units
- Does not help if the br-condition takes a while to evaluate

Support for Speculation

- In general, when we re-order instructions, register renaming can ensure we do not violate register data dependences
- However, we need hardware support
 - > to ensure that an exception is raised at the correct point
 - > to ensure that we do not violate memory dependences



Detecting Exceptions

- Some exceptions require that the program be terminated (memory protection violation), while other exceptions require execution to resume (page faults)
- For a speculative instruction, in the latter case, servicing the exception only implies potential performance loss
- In the former case, you want to defer servicing the exception until you are sure the instruction is not speculative
- Note that a speculative instruction needs a special opcode to indicate that it is speculative

Program-Terminate Exceptions

- When a speculative instruction experiences an exception, instead of servicing it, it writes a special NotAThing value (NAT) in the destination register
- If a non-speculative instruction reads a NAT, it flags the exception and the program terminates (it may not be desireable that the error is caused by an array access, but the segfault happens two procedures later)
- Alternatively, an instruction (the sentinel) in the speculative instruction's original location checks the register value and initiates recovery

Memory Dependence Detection

- If a load is moved before a preceding store, we must ensure that the store writes to a non-conflicting address, else, the load has to re-execute
- When the speculative load issues, it stores its address in a table (Advanced Load Address Table in the IA-64)
- If a store finds its address in the ALAT, it indicates that a violation occurred for that address
- A special instruction (the sentinel) in the load's original location checks to see if the address had a violation and re-executes the load if necessary

 For the example code snippet below, show the code after the load is hoisted:

```
Instr-A
Instr-B
ST R2 → [R3]
Instr-C
BEZ R7, foo
Instr-D
LD R8 ← [R4]
Instr-E
```

 For the example code snippet below, show the code after the load is hoisted:

	LD.S R8 ← [R4]
Instr-A	Instr-A
Instr-B	Instr-B
ST R2 → [R3]	ST R2 → [R3]

ST R2 \rightarrow [R3] S1 R2 · Instr-C Instr-C

BEZ R7, foo BEZ R7, foo

Instr-D Instr-D

LD R8 \leftarrow [R4] LD.C R8, rec-code

Instr-E Instr-E

Title

Bullet