Asynchronous Circuit Design

Chris J. Myers

Lecture 2: Communication Channels
Chapter 2

Libraries and Packages

Std_Logic Data Type

'U'	Unitialized
'X'	Forcing unknown
'0'	Forcing 0
'1'	Forcing 1
ʻZ'	High impedance
'W'	Weak unknown
'Ľ	Weak 0
'H'	Weak 1
'_'	Don't care

- A std_logic_vector is simply an array of std_logic bits.
- std_logic_1164 package defines these data types and provides conversion functions.
- std_logic_arith package provides arithmetic functions.
- std_logic_unsigned package indicates vectors are unsigned.
- std_logic_signed package indicates vectors are signed.

Nondeterminism Package

- selection(num) function returns a random value between 1 and num.
- selection(num, size) function returns random value between 1 and num encoded as a std_logic_vector with size bits.
- delay(I, u) function returns a random time between I and u ns.

nondeterminism.vhd (see Appendix A.1)

Communication Channels

- Channel is used as a point-to-point means of communication between two concurrently operating processes.
- Channel package (see channel.vhd in Appendix A.2) includes:
 - channel data type
 - send procedures
 - receive procedures
 - init channel function
 - active function
 - passive function
 - probe function

channel.vhd (declarations)

```
package channel is
  constant MAX_BIT_WIDTH:natural:=32;
  subtype datatype is std_logic_vector((MAX_BIT_WIDTH-1) downto 0 );
  constant dataZ:datatype:=datatype'(others => 'Z');
  constant dataO:datatype:=datatype'(others => '0');
  constant dataACK:dataType:=dataType'(others => '1');
  type channel is record
   dataright,dataleft:datatype;
   pending_send,pending_recv,sync:std_logic;
  end record;
  type bools is array (natural range <>) of boolean;
```

channel.vhd (send procedures)

channel.vhd (receive procedures)

channel.vhd (other functions)

```
function init_channel return channel;
function active return channel;
function passive return channel;
function probe(signal chan:in channel) return boolean;
end channel;
```

Entities/Architectures

```
entity wine_example is
end wine_example;
architecture behavior of wine_example is
-- declarations
begin
-- concurrent statements
end behavior;
```

Signal Declarations

Concurrent Processes: winery

```
winery:process
begin
  bottle <= selection(8,3);
  wait for delay(5,10);
  send(WineryShop,bottle);
end process winery;</pre>
```

Concurrent Processes: shop

```
shop:process
begin
  receive(WineryShop,shelf);
  send(ShopPatron,shelf);
end process shop;
```

Concurrent Processes: patron

```
patron:process
begin
  receive(ShopPatron,bag);
  wine_drunk <= wine_list'val(conv_integer(bag));
end process patron;</pre>
```

Block Diagram for wine_shop



Structural Modeling: shop.vhd

```
entity shop is
  port(wine_delivery:inout channel:=init_channel;
      wine selling: inout channel: = init channel);
end shop;
architecture behavior of shop is
  signal shelf:std_logic_vector(2 downto 0);
begin
shop: process
begin
  receive(wine delivery, shelf);
  send(wine selling, shelf);
end process shop;
end behavior;
```

Structural Modeling: winery.vhd

```
entity winery is
  port(wine_shipping:inout channel:=init_channel);
end winery;
architecture behavior of winery is
  signal bottle:std_logic_vector(2 downto 0):="000";
begin
winery: process
begin
  bottle <= selection(8,3);
  wait for delay(5,10);
  send(wine shipping, bottle);
end process winery;
end behavior;
```

Structural Modeling: patron.vhd

```
entity patron is
  port(wine_buying:inout channel:=init_channel);
end patron;
architecture behavior of patron is
  type wine list is (cabernet, merlot, zinfandel,
    chardonnay, sauvignon_blanc, pinot noir,
    riesling, bubbly);
  signal wine drunk: wine list;
  signal bag:std logic vector(2 downto 0);
begin
patron: process
begin
  receive(wine buying,bag);
  wine drunk <= wine list'val(conv integer(bag));</pre>
end process patron;
end behavior;
```

Structural Modeling: wine_example2.vhd

```
-- wine example2.vhd
library ieee;
use ieee.std_logic_1164.all;
use work.nondeterminism.all;
use work.channel.all;
entity wine_example is
end wine example;
architecture structure of wine_example is
-- component and signal declarations
begin
-- component instantiations
end structure;
```

Component Declarations

```
component winery
  port(wine_shipping:inout channel);
end component;
component shop
  port(wine delivery:inout channel;
      wine selling: inout channel);
end component;
component patron
  port(wine_buying:inout channel);
end component;
signal WineryShop:channel:=init channel;
signal ShopPatron:channel:=init channel;
```

Component Instantiations

begin


Block Diagram Including New Wine Shop



VHDL with New Wine Shop

```
architecture new structure of wine example is
-- component declarations
-- channel declarations
begin
-- winery
  OLD SHOP: shop
    port map(wine_delivery => WineryShop,
            wine selling => ShopNewShop);
  NEW SHOP: shop
    port map(wine_delivery => ShopNewShop,
            wine selling => NewShopPatron);
-- patron
end new structure;
```

Block Diagram Including New Wine Shop



Deterministic Selection: if-then-else

```
winery2:process
begin
  bottle <= selection(8,3);
  wait for delay(5,10);
  if (wine_list'val(conv_integer(bottle)) = merlot)
  then
    send(WineryNewShop, bottle);
  else
    send(WineryOldShop, bottle);
  end if:
end process winery2;
```

Deterministic Selection: case

```
winery3:process
begin
  bottle <= selection(8,3);
  wait for delay(5,10);
  case (wine_list'val(conv_integer(bottle))) is
  when merlot =>
    send(WineryNewShop, bottle);
  when others =>
    send(WineryOldShop, bottle);
  end case;
end process winery3;
```

Non-deterministic Selection: if-then-else

```
winery4:process
variable z:integer;
begin
  bottle <= selection(8,3);
  wait for delay(5,10);
  z:=selection(2);
  if (z = 1) then
    send(WineryNewShop, bottle);
  else
    send(WineryOldShop, bottle);
  end if;
end process winery4;
```

Non-deterministic Selection: case

```
winery5:process
variable z:integer;
begin
  bottle <= selection(8,3);
  wait for delay(5,10);
  z:=selection(2);
  case 7 is
  when 1 =>
    send(WineryNewShop, bottle);
  when others =>
    send(WineryOldShop, bottle);
  end case;
end process winery5;
```

Repetition: for loops

```
winery6:process
begin
  for i in 1 to 4 loop
    bottle <= selection(8,3);
    wait for delay(5,10);
    send(WineryOldShop, bottle);
  end loop;
  for i in 1 to 3 loop
    bottle <= selection(8,3);
    wait for delay(5,10);
    send(WineryNewShop, bottle);
  end loop;
end process winery6;
```

Repetition: while loops

```
winery7:process
begin
  while (wine_list'val(conv_integer(bottle)) /=
    merlot)
  loop
    bottle <= selection(8,3);
    wait for delay(5,10);
    send(WineryOldShop, bottle);
  end loop;
  bottle <= selection(8,3);
  wait for delay(5,10);
  send(WineryNewShop, bottle);
end process winery7;
```

Repetition: infinite loops

```
winery8:process
begin
  bottle <= selection(8,3);
  wait for delay(5,10);
  send(WineryOldShop,bottle);
  loop
    bottle <= selection(8,3);
    wait for delay(5,10);
    send(WineryNewShop, bottle);
  end loop;
end process winery8;
```

Deadlock

```
producer: process
begin
  send(X,x);
  send(Y,y);
end process producer;
consumer: process
begin
  receive(Y,a);
  receive(X,b);
end process consumer;
```

The Probe

```
patron2:process
beain
  if (probe(OldShopPatron)) then
    receive(OldShopPatron,bag);
    wine drunk <= wine list'val(conv integer(bag));
  elsif (probe(NewShopPatron)) then
    receive(NewShopPatron,bag);
    wine drunk <= wine list'val(conv integer(bag));
  end if:
  wait for delay(5,10);
end process patron2;
```

Parallel Send

```
winery9:process
begin
  bottle1 <= selection(8,3);
  bottle2 <= selection(8,3);
  wait for delay(5,10);
  send(WineryOldShop,bottle1,WineryNewShop,bottle2);
end process winery9;</pre>
```

Parallel Receive

```
patron3:process
begin
    receive(OldShopPatron,bag1,NewShopPatron,bag2);
    wine_drunk1 <= wine_list'val(conv_integer(bag1));
    wine_drunk2 <= wine_list'val(conv_integer(bag2));
end process patron3;</pre>
```

MiniMIPS: ISA

Instruction	Operation	Example		
add	rd := rs + rt	add r1, r2, r3		
sub	rd := rs - rt	sub r1, r2, r3		
and	rd := rs & rt	and r1, r2, r3		
or	rd := rs rt	or r1, r2, r3 lw r1, (32)r2		
lw	rt := mem[rs + offset]			
sw	mem[rs + offset] := rt	sw r1, (32)r2		
beq	if (rs==rt) then	beq r1, r2, Loop		
	PC := PC + offset			
j	PC := address	j Loop		


MiniMIPS: ISA

Instruction	Opcode	Func	
add	0	32	
sub	0	34	
and	0	36	
or	0	37	
lw	35	n/a	
SW	43	n/a	
beq	4	n/a	
j	2	n/a	


MiniMIPS: Instruction Formats

	Register instructions							
	opcode	rs	rt	rd	shamt	func		
	6	5	5	5	5	6		
Load/store/branch instructions								
	opcode	rs	rt	offset				
	6	5	5	16				
	Jump instructions							
	opcode	address						
	6	26						

Block Diagram for MiniMIPS



Detailed Block Diagram for MiniMIPS



MiniMIPS: minimips.vhd

```
-- Entity/architecture declarations
-- ieee stuff
use work.channel.all;
entity minimips is
end minimips;
architecture structure of minimips is
-- Component declarations
-- Signal declarations
begin
-- Component instantiations
end structure;
```

MiniMIPS: imem.vhd

```
-- ieee stuff
use work.nondeterminism.all;
use work.channel.all;
entity imem is
  port(address:inout channel:=init_channel;
      data: inout channel:=init channel);
end imem;
architecture behavior of imem is
  type memory is array (0 to 7) of
    std logic vector(31 downto 0);
  signal addr:std_logic_vector(31 downto 0);
  signal instr:std logic vector(31 downto 0);
begin
```

MiniMIPS: imem.vhd

```
process
  variable imem:memory:=(
    X"8c220000", -- L: lw r2,0(r1)
    ...);
begin
  receive(address,addr);
  instr <= imem(conv_integer(addr(2 downto 0)));</pre>
  wait for delay(5,10);
  send(data,instr);
end process;
end behavior;
```

```
entity fetch is
   port(imem_address:inout channel:=init_channel;
       imem_data:inout channel:=init_channel;
       decode_instr:inout channel:=init_channel;
       branch_decision:inout channel:=init_channel);
end fetch;
```

```
architecture behavior of fetch is
 signal PC:std_logic_vector(31 downto 0):=
    (others=>'0');
  signal instr:std_logic_vector(31 downto 0);
 signal bd:std logic;
 alias opcode:std logic vector(5 downto 0) is
    instr(31 downto 26);
 alias offset:std logic vector(15 downto 0) is
    instr(15 downto 0);
 alias address:std logic vector(25 downto 0) is
    instr(25 downto 0);
begin
```

```
process
 variable branch_offset:std_logic_vector
    (31 downto 0);
begin
  send(imem address, PC);
 receive(imem data,instr);
  PC \leq PC + 1;
 wait for delay(5,10);
 case opcode is
 when "000110" => -- j
    PC <= (PC(31 downto 26) & address);
    wait for delay(5,10);
```

```
when "000100" => -- beq
    send(decode instr,instr);
    receive(branch decision,bd);
    if (bd = '1') then
      branch offset(31 downto 16):=
        (others=>instr(15));
      branch offset(15 downto 0):=offset;
      PC <= PC + branch offset;
      wait for delay(5,10);
    end if;
  when others =>
    send(decode instr,instr);
  end case;
end process;
end behavior;
```

```
entity decode is
  port(decode instr:inout channel:=init channel;
      execute op: inout channel:=init channel;
      execute rs:inout channel:=init channel;
      execute rt:inout channel:=init channel;
      execute rd:inout channel:=init channel;
      execute func: inout channel: = init channel;
      execute offset: inout channel:=init channel;
      dmem datain:inout channel:=init channel;
      dmem dataout:inout channel:=init channel);
end decode;
```

```
type reg array is array (0 to 7) of std logic vector(31 downto 0);
signal instr:std_logic_vector(31 downto 0);
alias op:std logic vector(5 downto 0) is instr(31 downto 26);
alias rs:std_logic_vector(2 downto 0) is instr(23 downto 21);
alias rt:std_logic_vector(2 downto 0) is instr(18 downto 16);
alias rd:std logic vector(2 downto 0) is instr(13 downto 11);
alias func:std_logic_vector(5 downto 0) is instr(5 downto 0);
alias offset:std_logic_vector(15 downto 0) is
  instr(15 downto 0);
signal registers:reg_array:=(X"00000000",...);
signal reg_rs:std_logic_vector(31 downto 0);
signal reg_rt:std_logic_vector(31 downto 0);
signal reg_rd:std_logic_vector(31 downto 0);
```

process begin

```
receive(decode instr,instr);
reg rs <= reg(conv integer(rs));
reg_rt <= reg(conv_integer(rt));</pre>
wait for delay(5,10);
send(execute op,op);
case op is
when "000000" => -- ALU op
  send(execute_func,func,execute_rs,reg_rs,
      execute_rt,reg_rt);
  receive(execute_rd,reg_rd);
  reg(conv integer(rd)) <= reg rd;
  wait for delay(5,10);
```

```
when "000100" => -- beq
  send(execute_rs,reg_rs,execute_rt,reg_rt);
when "100011" => -- lw
  send(execute rs, req rs, execute offset, offset);
  receive(dmem dataout, req rt);
  reg(conv integer(rt)) <= reg rt;
  wait for delay(5,10);
when "101011" => -- sw
  send(execute rs, req rs, execute offset, offset,
      dmem datain, req rt);
```

```
when others => -- undefined
   assert false
    report "Illegal instruction"
    severity error;
   end case;
end process;
end behavior;
```

```
entity execute is
  port(execute op:inout channel:=init channel;
      execute rs:inout channel:=init channel;
      execute_rt:inout channel:=init_channel;
      execute rd:inout channel:=init channel;
      execute_func:inout channel:=init channel;
      execute offset: inout channel:=init channel;
      dmem addr:inout channel:=init channel;
      dmem rw:inout channel:=init channel;
      branch decision:inout channel:=init channel);
end execute;
```

```
architecture behavior of execute is
 signal rs:std logic vector(31 downto 0);
  signal rt:std logic vector(31 downto 0);
  signal rd:std logic vector(31 downto 0);
  signal op:std logic vector(5 downto 0);
  signal func:std logic vector(5 downto 0);
  signal offset:std_logic_vector(15 downto 0);
  signal rw:std logic;
  signal bd:std logic;
begin
```

```
process
 variable addr offset:std logic vector(31 downto 0);
begin
 receive(execute op,op);
 case op is
 when "000100" => -- beq
    receive(execute_rs,rs,execute rt,rt);
    if (rs = rt) then bd <= '1';
    else bd <= '0';
    end if:
    wait for delay(5,10);
    send(branch decision,bd);
```

```
when "000000" => -- ALU op
  receive(execute_func,func,execute_rs,rs,execute_rt,rt);
  case func is
  when "100000" => -- add
    rd \le rs + rt;
  when "100010" => -- sub
    rd <= rs - rt;
  when "100100" => -- and
    rd <= rs and rt;
  when "100101" => -- or
    rd <= rs or rt;
  when others =>
    rd <= (others => 'X'); -- undefined
  end case;
  wait for delay(5,10);
  send(execute rd,rd);
```

```
when "100011" => -- lw
  receive(execute rs,rs,execute offset,offset);
  addr offset(31 downto 16):=
    (others => offset(15));
  addr offset(15 downto 0):=offset;
  rd <= rs + addr offset;
  rw <= '1';
  wait for delay(5,10);
  send(dmem addr,rd);
  send(dmem rw,rw);
```

```
when "101011" => -- sw
    receive(execute rs,rs,execute offset,offset);
    addr offset(31 downto 16):=
      (others => offset(15));
    addr offset(15 downto 0):=offset;
    rd <= rs + addr offset;
    rw <= '0';
    wait for delay(5,10);
    send(dmem addr,rd);
    send(dmem rw,rw);
  when others => -- undefined
    assert false
      report "Illegal instruction" severity error;
  end case;
  end process;
end behavior;
```

MiniMIPS: dmem.vhd

```
entity dmem is
  port(address:inout channel:=init channel;
      data in: inout channel: = init channel;
      data out: inout channel:=init channel;
      read write: inout channel:=init channel);
end dmem;
architecture behavior of dmem is
  type memory is array (0 to 7) of
    std logic vector(31 downto 0);
  signal addr:std_logic_vector(31 downto 0);
  signal d:std logic vector(31 downto 0);
  signal rw:std logic;
  signal dmem:memory:=(X"00000000",...);
begin
```

MiniMIPS: dmem.vhd

```
receive(address,addr);
receive(read write,rw);
case rw is
when '1' =>
  d <= dmem(conv integer(addr(2 downto 0)));</pre>
  wait for delay(5,10);
  send(data out,d);
when '0' =>
  receive(data in,d);
  dmem(conv integer(addr(2 downto 0))) <= d;</pre>
  wait for delay(5,10);
when others =>
  wait for delay(5,10);
end case;
```

RAW Hazards

- r1 contains 1.
- r2 contains 2.

```
signal req locks:booleans(0 to 7):=
  (others => false);
signal decode_to_wb:channel:=init_channel;
signal wb instr:std logic vector(31 downto 0);
alias wb op:std logic vector(5 downto 0) is
  wb instr(31 downto 26);
alias wb rt:std logic vector(2 downto 0) is
  wb instr(18 downto 16);
alias wb rd:std logic vector(2 downto 0) is
  wb instr(13 downto 11);
signal lock:channel:=init channel;
```

begin

```
receive(decode instr,instr);
if ((reg_locks(conv_integer(rs))) or
    (req locks(conv_integer(rt)))) then
  wait until ((not req locks(conv integer(rs))) and
              (not reg locks(conv integer(rt)));
end if:
reg rs <= reg(conv integer(rs));
reg rt <= reg(conv integer(rt));
send(execute op,op);
wait for delay(5,10);
```

```
writeback: process
begin
  receive(decode to wb, wb instr);
  case wb op is
  when "000000" => -- ALU op
    reg_locks(conv_integer(wb_rd)) <= true;</pre>
    wait for 1 ns;
    send(lock);
    receive(execute rd, reg rd);
    reg(conv integer(wb rd)) <= reg rd;
    wait for delay(5,10);
    reg_locks(conv_integer(wb_rd)) <= false;</pre>
    wait for delay(5,10);
```

```
when "100011" => -- lw
    reg locks(conv integer(wb rt)) <= true;
    wait for 1 ns;
    send(lock);
    receive(dmem dataout, req rd);
    reg(conv integer(wb rt)) <= reg rd;
    wait for delay(5,10);
    reg_locks(conv_integer(wb_rt)) <= false;</pre>
    wait for delay(5,10);
  when others => -- undefined
    wait for delay(5,10);
  end case;
end process;
end behavior;
```

Summary

- std_logic data type
- Nondeterminism package
- Channel package
- Send and receive procedures
- Structural modeling
- Selection and repetition
- The probe
- Parallel composition
- MiniMIPS