Matching Multiplications in Bit-Vector formulas

Rahul Jain

TIFR, Mumbai

VMCAI: January 15, 2017

Co-authors: Supratik Chakraborty¹ Ashutosh Gupta²

¹IIT Bombay ²TIFR, Mumbai

SMT formula encoding a long multiplication

```
(set-logic QF BV)
                        Operations count:
2 (declare-fun v1 () ( BitVec 8))
3 (declare-fun v2 () (_ BitVec 8))
4 (declare-fun v3 () (_ BitVec 8))

    multiplications - 17

s (declare-fun v4 () ( BitVec 8))
6 (declare-fun v5 () (_ BitVec 8))
7 (declare-fun v6 () ( BitVec 8))
                         additions - 15
8 (declare-fun v7 () (_ BitVec 8))
(declare-fun v8 () ( BitVec 8))
10 (define-fun e1 () ( BitVec 16) (concat #b00000000 v1))
                         concatenations - 46
n (define-fun e2 () (_ BitVec 16) (concat #b00000000 v2))
12 (define-fun e3 () (_ BitVec 16) (concat #b00000000 v3))
 efine-fun e4 () (_ BitVec 16) (concat #b00000000 v4))
                        Solvers timing out(24 hours):
4 (define-fun e5 () ( BitVec 16) (concat #b00000000 v5))
15 (define-fun e6 () (_ BitVec 16) (concat #b00000000 v6))
                        z3. CVC4. Boolector
16 (define-fun e7 () (_ BitVec 16) (concat #b00000000 v7))
17 (define-fun e8 () ( BitVec 16) (concat #b00000000 v8))
10 (assert
   (concat
          (bymul e1 e5)
                (byadd
   (concat
43 (check-sat)
```

SMT formula encoding a long multiplication

```
(set-logic QF BV)
                       Operations count:
2 (declare-fun v1 () ( BitVec 8))
3 (declare-fun v2 () (_ BitVec 8))

    multiplications - 17

s (declare-fun v4 () ( BitVec 8))
 eclare-fun v5 () (_ BitVec 8))
7 (declare-fun v6 () (_ BitVec 8))
                         additions - 15
8 (declare-fun v7 () ( BitVec 8))
(declare-fun v8 () ( BitVec 8))
o (define-fun e1 () ( BitVec 16) (concat #b00000000 v1))
                         concatenations - 46
n (define-fun e2 () (_ BitVec 16) (concat #b00000000
2 (define-fun e3 () ( BitVec 16) (concat #b00000000 v3))
 efine-fun e4 () ( BitVec 16) (concat #b00000000
                       Solvers timing out(24 hours):
4 (define-fun e5 () ( BitVec 16) (concat #b00000000 v5))
s (define-fun e6 () ( BitVec 16) (concat #b00000000 v6))
                       z3, CVC4, Boolector
16 (define-fun e7 () ( BitVec 16) (concat #b00000000 v7))
17 (define-fun e8 () ( BitVec 16) (concat #b00000000 v8))
10 (assert
   (concat
         (bymul e1 e5)
                Our time < 1 second
    (byadd
    (concat
43 (check-sat)
```

Outline

Introduction

2 Algorithm

3 Experiments

• SMT solvers are important in verification

- SMT solvers are important in verification
- Map system properties to formula satisfiability

- SMT solvers are important in verification
- Map system properties to formula satisfiability
- Formulas are in various theories

- SMT solvers are important in verification
- Map system properties to formula satisfiability
- Formulas are in various theories
- E.g. Core, Int, Bit-Vectors

- SMT solvers are important in verification
- Map system properties to formula satisfiability
- Formulas are in various theories
- E.g. Core, Int, Bit-Vectors

Our work deals with Bit-Vectors

Theory of fixed size bit-vectors(\mathfrak{T}_{BV})

Definition: vector of Boolean values with a given length ℓ :

$$b:\{0,...,\ell-1\}\to\{0,1\}$$

Theory of fixed size bit-vectors (\mathfrak{T}_{BV})

Definition: vector of Boolean values with a given length ℓ :

$$b: \{0,...,\ell-1\} \rightarrow \{0,1\}$$

Why are bit-vectors important?

Computing systems manipulate finite sequences of 0's and 1's

5

Theory of fixed size bit-vectors(\mathfrak{T}_{BV})

Definition: vector of Boolean values with a given length ℓ :

$$b: \{0,...,\ell-1\} \rightarrow \{0,1\}$$

Why are bit-vectors important?

- Computing systems manipulate finite sequences of 0's and 1's
- Widely used in hardware and software verification

Decision procedures for T_{BV}

• Aim: To find the satisfiability of a bit-vector formula.

Decision procedures for \mathfrak{T}_{BV}

- Aim: To find the satisfiability of a bit-vector formula.
- Solvers use **heavy** pre-processing based on rewriting rules

Decision procedures for \mathcal{T}_{BV}

- Aim: To find the satisfiability of a bit-vector formula.
- Solvers use heavy pre-processing based on rewriting rules
- E.g. pre-processing techniques:
 - Normalisation
 - Substitution
 - Disjunctive partitioning

Decision procedures for \mathfrak{T}_{BV}

- Aim: To find the satisfiability of a bit-vector formula.
- Solvers use heavy pre-processing based on rewriting rules
- E.g. pre-processing techniques:
 - Normalisation
 - Substitution
 - Disjunctive partitioning

Sometimes pre-processing techniques solve the bit-vector formula

Decision procedures for \mathcal{T}_{BV}

- Aim: To find the satisfiability of a bit-vector formula.
- Solvers use heavy pre-processing based on rewriting rules
- E.g. pre-processing techniques:
 - Normalisation
 - Substitution
 - Disjunctive partitioning

Sometimes pre-processing techniques solve the bit-vector formula

Otherwise,

Bit-blasting invoked by the solver

 \bullet Given a bit-vector formula ϕ

- ullet Given a bit-vector formula ϕ
- \bullet Converted to an equisatisfiable propositional formula ψ

- ullet Given a bit-vector formula ϕ
- \bullet Converted to an equisatisfiable propositional formula ψ
- \bullet Formula ψ solved using a SAT solver

- ullet Given a bit-vector formula ϕ
- \bullet Converted to an equisatisfiable propositional formula ψ
- ullet Formula ψ solved using a SAT solver
- SAT is NP complete

Bit-blasting: Bit-level reasoning

Consider the formula:

$$x \oplus y \neq x | y - x \& y$$

where x and y are bit vectors of length ℓ .

Bit-blasting: Bit-level reasoning

Consider the formula:

$$x \oplus y \neq x | y - x \& y$$

where x and y are bit vectors of length ℓ .

- No obvious pre-processing helps the solver
- Solver resorts to bit-blasting

Bit-blasting: Bit-level reasoning

Consider the formula:

$$x \oplus y \neq x | y - x \& y$$

where x and y are bit vectors of length ℓ .

- No obvious pre-processing helps the solver
- Solver resorts to bit-blasting
- As ℓ increases, solving time increases

Consider the formula:

$$x + y \neq y + x$$

where x and y are bit vectors of length ℓ

Consider the formula:

$$x + y \neq y + x$$

where x and y are bit vectors of length ℓ

Pre-processing helps the solver

Consider the formula:

$$x + y \neq y + x$$

where x and y are bit vectors of length ℓ

- Pre-processing helps the solver
- Commutativity of addition used at the word-level

Consider the formula:

$$x + y \neq y + x$$

where x and y are bit vectors of length ℓ

- Pre-processing helps the solver
- Commutativity of addition used at the word-level
- \bullet As ℓ increases, solving time does not increase

Consider the formula:

$$x + y \neq y + x$$

where x and y are bit vectors of length ℓ

- Pre-processing helps the solver
- Commutativity of addition used at the word-level
- ullet As ℓ increases, solving time does not increase

No bit-blasting

Our problem: A class of formulas

SMT solvers do not solve some formulas efficiently

Our problem: A class of formulas

SMT solvers do not solve some formulas efficiently

We consider,

 Bit-vector formulas with multiplication inspired from hardware verification

Our problem: A class of formulas

SMT solvers do not solve some formulas efficiently

We consider,

- Bit-vector formulas with multiplication inspired from hardware verification
- A class of such formulas involving word-level reasoning over multiplication

Why is this class hard for SMT solvers?

Why is this class hard for SMT solvers?

• Failure to identify word-level reasoning during pre-processing

Why is this class hard for SMT solvers?

- Failure to identify word-level reasoning during pre-processing
- Word-level structure is lost after bit-blasting

Why is this class hard for SMT solvers?

- Failure to identify word-level reasoning during pre-processing
- Word-level structure is lost after bit-blasting
- Dramatic blow up in resulting propositional formula

Why hard?

Why is this class hard for SMT solvers?

- Failure to identify word-level reasoning during pre-processing
- Word-level structure is lost after bit-blasting
- Dramatic blow up in resulting propositional formula

Our work - Enable maximal word-level reasoning for the class of problems

Decomposed multiplication

In hardware verification, there are decomposed multiplications

Decomposed multiplication

In hardware verification, there are decomposed multiplications

For example:

Hardware implementation: $(2*1)*10^2 + (2*3+3*1)*10^1 + (3*3)*10^0$

Decomposed multiplication

In hardware verification, there are decomposed multiplications

For example:

Hardware implementation:
$$(2*1)*10^2 + (2*3+3*1)*10^1 + (3*3)*10^0$$

The above decomposed multiplication is an instance of: **Long multiplication**

Long multiplication

• Consider bit-vectors v_1, v_2, v_3, v_4


Long multiplication

• Consider bit-vectors v_1, v_2, v_3, v_4

• Let us apply long multiplication on v_1 • v_2 and v_3 • v_4 .

Long multiplication

- Consider bit-vectors v_1, v_2, v_3, v_4
- Let us apply long multiplication on $v_1 \bullet v_2$ and $v_3 \bullet v_4$.
- We obtain the following partial products.



```
1 (set-logic QF_BV)
2 (declare-fun v1 () (_ BitVec 2))
3 (declare-fun v2 () ( BitVec 2))
4 (declare-fun v3 () ( BitVec 2))
5 (declare-fun v4 () ( BitVec 2))
7 (define-fun el () (_ BitVec 4) (concat #b00 vl))
8 (define-fun e3 () (_ BitVec 4) (concat #b00 v3))
g (define-fun e2 () ( BitVec 4) (concat #b00 v2))
10 (define-fun e4 () ( BitVec 4) (concat #b00 v4))
12 (assert
13 (not (=
14 (bvmul (concat (concat #b0000 v1) v2)
          (concat (concat #b0000 v3) v4))
17 (bvadd (concat (bvmul e1 e3) #b0000)
           (concat (concat #b00 (bvmul e1 e4)) #b00)
18 (bvadd
  (bvadd
           (concat (concat #b00 (bvmul e2 e3)) #b00)
           (concat #b0000 (bymul e2 e4)))))
   ))
23 (check-sat)
24 (exit)
```

```
1 (set-logic QF_BV)
2 (declare-fun v1 () (_ BitVec 2))
                                                     Variable
3 (declare-fun v2 () ( BitVec 2))
                                                    Declarations
4 (declare-fun v3 () ( BitVec 2))
5 (declare-fun v4 () ( BitVec 2))
7 (define-fun el () ( BitVec 4) (concat #b00 vl))
8 (define-fun e3 () (_ BitVec 4) (concat #b00 v3))
g (define-fun e2 () ( BitVec 4) (concat #b00 v2))
10 (define-fun e4 () ( BitVec 4) (concat #b00 v4))
12 (assert
13 (not (=
   (bvmul (concat (concat #b0000 v1) v2)
          (concat (concat #b0000 v3) v4))
  (bvadd (concat (bvmul e1 e3) #b0000)
  (bvadd
           (concat (concat #b00 (bvmul e1 e4)) #b00)
           (concat (concat #b00 (bvmul e2 e3)) #b00)
   (bvadd
           (concat #b0000 (bymul e2 e4)))))
   ))
21
23 (check-sat)
24 (exit)
```

```
1 (set-logic QF_BV)
2 (declare-fun v1 () (_ BitVec 2))
                                                      Variable
3 (declare-fun v2 () ( BitVec 2))
                                                     Declarations
4 (declare-fun v3 () ( BitVec 2))
5 (declare-fun v4 () ( BitVec 2))
7 (define-fun el () ( BitVec 4) (concat #b00 vl))
8 (define-fun e3 () (_ BitVec 4) (concat #b00 v3))
                                                                        Zero Extended
9 (define-fun e2 () (_ BitVec 4) (concat #b00 v2))
                                                                          variables
10 (define-fun e4 () (_ BitVec 4) (concat #b00 v4))
12 (assert
13 (not (=
   (bvmul (concat (concat #b0000 v1) v2)
          (concat (concat #b0000 v3) v4))
  (bvadd
           (concat (bvmul e1 e3) #b0000)
  (bvadd
           (concat (concat #b00 (bvmul e1 e4)) #b00)
   (bvadd
           (concat (concat #b00 (bvmul e2 e3)) #b00)
           (concat #b0000 (bymul e2 e4)))))
   ))
21
23 (check-sat)
24 (exit)
```

```
1 (set-logic QF_BV)
2 (declare-fun v1 () (_ BitVec 2))
                                                       Variable
3 (declare-fun v2 () (_ BitVec 2))
                                                      Declarations
4 (declare-fun v3 () ( BitVec 2))
5 (declare-fun v4 () ( BitVec 2))
7 (define-fun el () ( BitVec 4) (concat #b00 vl))
8 (define-fun e3 () (_ BitVec 4) (concat #b00 v3))
                                                                         Zero Extended
9 (define-fun e2 () (_ BitVec 4) (concat #b00 v2))
                                                                           variables
10 (define-fun e4 () ( BitVec 4) (concat #b00 v4))
12 (assert
13 (not (=
                                                      Word-level
   (bvmul (concat (concat #b0000 v1) v2)
                                                     specification
          (concat (concat #b0000 v3) v4))
  (bvadd
           (concat (bvmul e1 e3) #b0000)
  (bvadd
            (concat (concat #b00 (bvmul e1 e4)) #b00)
            (concat (concat #b00 (bvmul e2 e3)) #b00)
   (bvadd
            (concat #b0000 (bymul e2 e4)))))
   ))
21
23 (check-sat)
24 (exit)
```

```
1 (set-logic QF_BV)
2 (declare-fun v1 () (_ BitVec 2))
                                                       Variable
( declare-fun v2 () (_ BitVec 2))
4 (declare-fun v3 () ( BitVec 2))
                                                      Declarations
5 (declare-fun v4 () ( BitVec 2))
7 (define-fun el () ( BitVec 4) (concat #b00 vl))
8 (define-fun e3 () (_ BitVec 4) (concat #b00 v3))
                                                                         Zero Extended
g (define-fun e2 () ( BitVec 4) (concat #b00 v2))
                                                                           variables
10 (define-fun e4 () ( BitVec 4) (concat #b00 v4))
12 (assert
13 (not (=
                                                      Word-level
   (bvmul (concat (concat #b0000 v1) v2)
                                                     specification
          (concat (concat #b0000 v3) v4))
  (bvadd
           (concat (bvmul e1 e3) #b0000)
  (bvadd
            (concat (concat #b00 (bvmul e1 e4)) #b00)
            (concat (concat #b00 (bvmul e2 e3)) #b00)
   (bvadd
            (concat #b0000 (bvmul e2 e4)))))
                                                                             Long
   ))
21
                                                                         implementation
23 (check-sat)
24 (exit)
```

• Identifies decomposed multipliers hidden inside a formula

- Identifies decomposed multipliers hidden inside a formula
- Adds assertions encoding equivalence of the decomposed multiplication and the word-level multiplication

- Identifies decomposed multipliers hidden inside a formula
- Adds assertions encoding equivalence of the decomposed multiplication and the word-level multiplication

For the previous example, we add the assert:

```
1 (assert
2 (=
3 (bvmul (concat (concat #b0000 v1) v2)
4 (concat (concat #b0000 v3) v4))
5 (bvadd (concat (bvmul e1 e3) #b0000)
7 (bvadd (concat (concat #b00 (bvmul e1 e4)) #b00)
8 (bvadd (concat (concat #b00 (bvmul e2 e3)) #b00)
9 (concat #b0000 (bvmul e2 e4)))))
10 ))
11 (check—sat)
12 (check—sat)
```

- Identifies decomposed multipliers hidden inside a formula
- Adds assertions encoding equivalence of the decomposed multiplication and the word-level multiplication

For the previous example, we add the assert:

New formula is of the form: $\neg(A = B) \land (A = B)$

Non-trivial matching

ullet Multiple sets of operands are possible for the same term t

Non-trivial matching

- ullet Multiple sets of operands are possible for the same term t
- We developed a backtracking based algorithm to capture all

Non-trivial matching

- ullet Multiple sets of operands are possible for the same term t
- We developed a backtracking based algorithm to capture all
- Matching is equivalent to well known hard problem integer factorization with restricted input space

Outline

Introduction

2 Algorithm

3 Experiments

Given formula F, for every term t with root as bvadd: We call $\operatorname{MATCHLong}(t)$

Given formula F, for every term t with root as bvadd: We call MATCHLONG(t)

• Checks whether *t* conforms to the structure of a SMT formula encoding long multiplication

Given formula F, for every term t with root as bvadd: We call MATCHLONG(t)

- Checks whether t conforms to the structure of a SMT formula encoding long multiplication
- \bullet If yes, extracts the **partial products**, with proper offsets in Λ

Given formula F, for every term t with root as bvadd: We call MATCHLONG(t)

- Checks whether t conforms to the structure of a SMT formula encoding long multiplication
- ullet If yes, extracts the **partial products**, with proper offsets in Λ
- MatchLong(t) calls GetMultOperands (Λ)

Structure of a SMT formula encoding long multiplication

```
1 (bvadd (concat (bvmul e1 e3) #b0000)

2 (concat #b00 (bvmul e1 e4) #b00)

3 (concat #b00 (bvmul e2 e3) #b00)

4 (concat #b0000 (bvmul e2 e4)))
```

• Top level operation: bvadd

Structure of a SMT formula encoding long multiplication

```
1 (bvadd (concat (bvmul e1 e3) #b0000)

2 (concat #b00 (bvmul e1 e4) #b00)

3 (concat #b00 (bvmul e2 e3) #b00)

4 (concat #b0000 (bvmul e2 e4)))
```

- Top level operation: bvadd
- Each bvadd argument is a concat operation

Structure of a SMT formula encoding long multiplication

```
1 (bvadd (concat (bvmul e1 e3) #b0000)
2 (concat #b00 (bvmul e1 e4) #b00)
3 (concat #b00 (bvmul e2 e3) #b00)
4 (concat #b00000 (bvmul e2 e4)))
```


- Top level operation: bvadd
- Each bvadd argument is a concat operation
- Each concat argument is either a partial product or a string of zeroes

On input *t* of the form:

```
1 (bvadd (concat (bvmul e1 e4) #b00000000)
2 (concat #b00 (bvmul e1 e5) #b000000)
3 (concat #b000 (bvmul e2 e4) #b000000)
4 (concat #b0000 (bvmul e1 e6) #b0000)
5 (concat #b0000 (bvmul e2 e5) #b0000)
6 (concat #b00000 (bvmul e3 e4) #b0000)
7 (concat #b000000 (bvmul e2 e6) #b00)
8 (concat #b000000 (bvmul e3 e5) #b00)
9 (concat #b0000000 (bvmul e3 e6))
```


On input *t* of the form:

```
1 (bvadd (concat (bvmul e1 e4) #b00000000)
2 (concat #b00 (bvmul e1 e5) #b0000000)
3 (concat #b00 (bvmul e2 e4) #b000000)
4 (concat #b0000 (bvmul e1 e6) #b0000)
5 (concat #b0000 (bvmul e2 e5) #b0000)
6 (concat #b0000 (bvmul e3 e4) #b0000)
7 (concat #b00000 (bvmul e2 e6) #b00)
8 (concat #b000000 (bvmul e3 e5) #b00)
9 (concat #b0000000 (bvmul e3 e5) #b00)
10 (concat #b00000000000 (bvmul e3 e6))
```



On input *t* of the form:

```
1 (bvadd (concat (bvmul e1 e4) #b00000000)
2 (concat #b00 (bvmul e1 e5) #b0000000)
3 (concat #b00 (bvmul e2 e4) #b000000)
4 (concat #b0000 (bvmul e1 e6) #b0000)
5 (concat #b0000 (bvmul e2 e5) #b0000)
6 (concat #b0000 (bvmul e3 e4) #b0000)
7 (concat #b00000 (bvmul e2 e6) #b00)
8 (concat #b000000 (bvmul e3 e5) #b00)
9 (concat #b0000000 (bvmul e3 e5) #b00)
10 (concat #b0000000000 (bvmul e3 e6))
```



On input *t* of the form:

```
(bvadd (concat (bvmul e1 e4) #b00000000) (concat #b00 (bvmul e1 e5) #b0000000) (concat #b00 (bvmul e2 e4) #b0000000) (concat #b00000 (bvmul e2 e4) #b00000) (concat #b00000 (bvmul e2 e5) #b0000) (concat #b00000 (bvmul e3 e4) #b00000) (concat #b00000 (bvmul e3 e4) #b00000) (concat #b0000000 (bvmul e3 e5) #b000) (concat #b0000000 (bvmul e3 e5) #b00) (concat #b00000000 (bvmul e3 e6))
```

Output: Λ

Offset	8	6	4	2	0
			V3 V4	<i>V</i> ₂ <i>V</i> ₆	<i>V</i> ₃ <i>V</i> ₆
		<i>V</i> ₂ <i>V</i> ₄	<i>V</i> ₂ <i>V</i> ₅	<i>V</i> 3 <i>V</i> 8	
	$V_1 V_4$	<i>V</i> 1 <i>V</i> 5	<i>v</i> ₁ <i>v</i> ₆		
	Λ_4	Λ ₃	Λ_2	Λ_1	Λ_0

On input *t* of the form:

```
1 (bvadd (concat (bvmul e1 e4) #b00000000) (concat #b00 (bvmul e1 e5) #b000000) (concat #b00 (bvmul e2 e4) #b000000) (concat #b0000 (bvmul e2 e4) #b00000) (concat #b0000 (bvmul e1 e6) #b0000) (concat #b0000 (bvmul e2 e5) #b0000) (concat #b0000 (bvmul e3 e4) #b0000) (concat #b00000 (bvmul e3 e6) #b00) (concat #b000000 (bvmul e3 e5) #b00) (concat #b0000000 (bvmul e3 e6))
```

Output: Λ

Offset	8	6	4	2	0
			V3 V4	<i>V</i> ₂ <i>V</i> ₆	<i>V</i> 3 <i>V</i> 6
		<i>V</i> ₂ <i>V</i> ₄	<i>V</i> ₂ <i>V</i> ₅	<i>V</i> 3 <i>V</i> 8	
	$V_1 V_4$	<i>V</i> ₁ <i>V</i> ₅	<i>v</i> ₁ <i>v</i> ₆		
	Λ_4	Λ ₃	Λ_2	Λ_1	Λ_0

• A call to $\operatorname{GETMULTOPERANDS}(\Lambda)$ is made.

 \bullet Checks if Λ can be matched to an instance of long multiplication

- ullet Checks if Λ can be matched to an instance of long multiplication
- If yes, extract the **operands** and add **assertion** stating **equality** decomposed and word-level multiplication

Input: Λ - the **partial products**, with proper offsets

		V3 V4	<i>V</i> ₂ <i>V</i> ₆	<i>V</i> 3 <i>V</i> 6
	<i>V</i> ₂ <i>V</i> ₄	<i>V</i> ₂ <i>V</i> ₅	<i>V</i> 3 <i>V</i> 8	
$v_1 v_4$	<i>V</i> ₁ <i>V</i> ₅	<i>v</i> ₁ <i>v</i> ₆		
Λ_4	Λ ₃	Λ_2	Λ_1	Λ_0

Input: Λ - the **partial products**, with proper offsets

		V3 V4	<i>V</i> ₂ <i>V</i> ₆	<i>V</i> 3 <i>V</i> 6
	<i>V</i> ₂ <i>V</i> ₄	<i>V</i> ₂ <i>V</i> ₅	<i>V</i> 3 <i>V</i> 8	
$V_1 V_4$	v_1v_5	<i>v</i> ₁ <i>v</i> ₆		
Λ_4	Λ_3	Λ_2	Λ_1	Λ_0

Output: x and y: the two multiplication operands

		<i>V</i> ₃ <i>V</i> ₄	<i>V</i> ₂ <i>V</i> ₆	<i>V</i> ₃ <i>V</i> ₆
	<i>V</i> ₂ <i>V</i> ₄	<i>V</i> ₂ <i>V</i> ₅	<i>V</i> 3 <i>V</i> 8	
$v_1 v_4$	<i>V</i> ₁ <i>V</i> ₅	<i>V</i> ₁ <i>V</i> ₆		
Λ_4	Λ3	Λ_2	Λ_1	Λ_0

- Current x:
- Current y:



		<i>V</i> ₃ <i>V</i> ₄	<i>v</i> ₂ <i>v</i> ₆	<i>v</i> ₃ <i>v</i> ₆
	<i>V</i> ₂ <i>V</i> ₄	<i>V</i> ₂ <i>V</i> ₅	<i>V</i> 3 <i>V</i> 8	
<i>V</i> ₁ <i>V</i> ₄	<i>V</i> ₁ <i>V</i> ₅	<i>V</i> ₁ <i>V</i> ₆		
Λ_4	Λ3	Λ_2	Λ_1	Λ_0

- Current x:
- Current y:



		<i>V</i> ₃ <i>V</i> ₄	<i>V</i> ₂ <i>V</i> ₆	<i>V</i> ₃ <i>V</i> ₆
	<i>V</i> ₂ <i>V</i> ₄	<i>V</i> ₂ <i>V</i> ₅	<i>V</i> 3 <i>V</i> 8	
<i>V</i> ₁ <i>V</i> ₄	<i>V</i> ₁ <i>V</i> ₅	<i>v</i> ₁ <i>v</i> ₆		
Λ ₄	Λ3	Λ_2	Λ_1	Λ ₀

- Current x: v_1
- Current y: v₄



		<i>V</i> ₃ <i>V</i> ₄	<i>v</i> ₂ <i>v</i> ₆	<i>v</i> ₃ <i>v</i> ₆
	<i>V</i> ₂ <i>V</i> ₄	<i>V</i> ₂ <i>V</i> ₅	<i>V</i> 3 <i>V</i> 8	
$v_1 v_4$	<i>v</i> ₁ <i>v</i> ₅	<i>v</i> ₁ <i>v</i> ₆		
Λ_4	Λ ₃	Λ_2	Λ_1	Λ_0

- Current x: v_1
- Current y: v₄



		<i>V</i> ₃ <i>V</i> ₄	<i>V</i> ₂ <i>V</i> ₆	<i>V</i> ₃ <i>V</i> ₆
	<i>V</i> ₂ <i>V</i> ₄	<i>V</i> ₂ <i>V</i> ₅	<i>V</i> 3 <i>V</i> 8	
<i>V</i> ₁ <i>V</i> ₄	<i>v</i> ₁ <i>v</i> ₅	<i>v</i> ₁ <i>v</i> ₆		
Λ_4	Λ ₃	Λ_2	Λ_1	Λ_0

- Current x: v_1 v_2
- Current y: v_4 v_5



		<i>V</i> ₃ <i>V</i> ₄	v_2v_6	<i>V</i> ₃ <i>V</i> ₆
	<i>V</i> ₂ <i>V</i> ₄	<i>V</i> ₂ <i>V</i> ₅	<i>V</i> 3 <i>V</i> 8	
<i>V</i> ₁ <i>V</i> ₄	<i>V</i> ₁ <i>V</i> ₅	<i>v</i> ₁ <i>v</i> ₆		
Λ_4	Λ3	Λ_2	Λ_1	Λ_0

- Current x: v_1 v_2
- Current y: v_4 v_5



Current Λ index: 2

		<i>V</i> ₃ <i>V</i> ₄	v_2v_6	<i>V</i> ₃ <i>V</i> ₆
	<i>V</i> ₂ <i>V</i> ₄	<i>V</i> ₂ <i>V</i> ₅	<i>V</i> 3 <i>V</i> 8	
<i>V</i> ₁ <i>V</i> ₄	<i>V</i> ₁ <i>V</i> ₅	<i>v</i> ₁ <i>v</i> ₆		
Λ_4	Λ3	Λ_2	Λ_1	Λ_0

• Current x: v_1 v_2

• Current y: v_4 v_5

		<i>V</i> ₃ <i>V</i> ₄	v_2v_6	<i>V</i> ₃ <i>V</i> ₆
	<i>V</i> ₂ <i>V</i> ₄	<i>V</i> ₂ <i>V</i> ₅	<i>V</i> 3 <i>V</i> 8	
<i>V</i> ₁ <i>V</i> ₄	<i>V</i> ₁ <i>V</i> ₅	<i>v</i> ₁ <i>v</i> ₆		
Λ_4	Λ3	Λ_2	Λ_1	Λ_0

- Current x: v_1 v_2 v_3
- Current y: v₄ v₅ v₆



		<i>V</i> ₃ <i>V</i> ₄	v_2v_6	<i>V</i> ₃ <i>V</i> ₆
	<i>V</i> ₂ <i>V</i> ₄	<i>V</i> ₂ <i>V</i> ₅	<i>V</i> 3 <i>V</i> 8	
<i>V</i> ₁ <i>V</i> ₄	<i>V</i> ₁ <i>V</i> ₅	<i>v</i> ₁ <i>v</i> ₆		
Λ_4	Λ3	Λ_2	Λ_1	Λ_0

- Current x: v_1 v_2 v_3
- Current y: v₄ v₅ v₆



Current Λ index: 1

		<i>V</i> ₃ <i>V</i> ₄	v_2v_6	<i>V</i> ₃ <i>V</i> ₆
	<i>V</i> ₂ <i>V</i> ₄	<i>V</i> ₂ <i>V</i> ₅	<i>V</i> 3 <i>V</i> 8	
<i>V</i> ₁ <i>V</i> ₄	<i>V</i> ₁ <i>V</i> ₅	<i>v</i> ₁ <i>v</i> ₆		
Λ_4	Λ3	Λ_2	Λ_1	Λ_0

- Current x: v_1 v_2 v_3
- Current y: v₄ v₅ v₆

Current Λ index: 0

		<i>V</i> ₃ <i>V</i> ₄	<i>V</i> ₂ <i>V</i> ₆	<i>v</i> ₃ <i>v</i> ₆
	<i>V</i> ₂ <i>V</i> ₄	<i>V</i> ₂ <i>V</i> ₅	<i>V</i> 3 <i>V</i> 8	
<i>V</i> ₁ <i>V</i> ₄	<i>V</i> ₁ <i>V</i> ₅	<i>v</i> ₁ <i>v</i> ₆		
Λ_4	Λ3	Λ_2	Λ_1	Λ_0

- Current x: v_1 v_2 v_3
- Current y: v_4 v_5 v_6

Current Λ index: 0

		<i>V</i> ₃ <i>V</i> ₄	v_2v_6	<i>V</i> ₃ <i>V</i> ₆
	<i>V</i> ₂ <i>V</i> ₄	<i>V</i> ₂ <i>V</i> ₅	<i>V</i> 3 <i>V</i> 8	
<i>V</i> ₁ <i>V</i> ₄	<i>V</i> ₁ <i>V</i> ₅	<i>v</i> ₁ <i>v</i> ₆		
Λ_4	Λ3	Λ_2	Λ_1	Λ_0

- Current x: v_1 v_2 v_3
- Current y: v_4 v_5 v_6

Need for backtracking

• The algorithm may not work always

Need for backtracking

- The algorithm may not work always
- Our modification: backtracking based algorithm

Need for backtracking

- The algorithm may not work always
- Our modification: backtracking based algorithm
- We look at one such example

			v_1v_3	V_2V_3
		v_1v_3		
<i>V</i> ₁ <i>V</i> ₃	<i>V</i> ₁ <i>V</i> ₃	<i>V</i> ₂ <i>V</i> ₃		
Λ_4	Λ3	Λ_2	Λ_1	Λ_0

- Current x:
- Current y:
- Backtrack allowed:

			v_1v_3	<i>V</i> ₂ <i>V</i> ₃
		v_1v_3		
<i>v</i> ₁ <i>v</i> ₃	<i>V</i> ₁ <i>V</i> ₃	<i>V</i> ₂ <i>V</i> ₃		
Λ_4	Λ3	Λ_2	Λ_1	Λ_0

- Current x:
- Current y:
- Backtrack allowed:

Current Λ index: 4

			v_1v_3	<i>V</i> ₂ <i>V</i> ₃
		v_1v_3		
<i>v</i> ₁ <i>v</i> ₃	<i>V</i> ₁ <i>V</i> ₃	<i>V</i> ₂ <i>V</i> ₃		
Λ_4	Λ3	Λ_2	Λ_1	Λ_0

• Current x: v_1

• Current y: v_3

• Backtrack allowed: false

Current Λ index: 3

			v_1v_3	<i>V</i> ₂ <i>V</i> ₃
		v_1v_3		
v_1v_3	<i>V</i> ₁ <i>V</i> ₃	<i>V</i> ₂ <i>V</i> ₃		
Λ_4	Λ ₃	Λ_2	Λ_1	Λ_0

• Current x: v_1

• Current y: v_3

• Backtrack allowed: false

Current Λ index: 3

			v_1v_3	<i>V</i> ₂ <i>V</i> ₃
		v_1v_3		
v_1v_3	<i>V</i> ₁ <i>V</i> ₃	<i>V</i> ₂ <i>V</i> ₃		
Λ_4	Λ ₃	Λ_2	Λ_1	Λ_0

• Current x:

 v_1 0

• Current y:

 V_3 V_3

• Backtrack allowed: false true

Current Λ index: 2

			v_1v_3	V_2V_3
		v_1v_3		
v_1v_3	<i>V</i> ₁ <i>V</i> ₃	<i>V</i> ₂ <i>V</i> ₃		
Λ_4	Λ3	Λ_2	Λ_1	Λ_0

• Current x: v_1

 v_1 0

• Current y: v_3 v_3

• Backtrack allowed: false true

Current Λ index: 2

			v_1v_3	V_2V_3
		v_1v_3		
v_1v_3	<i>V</i> ₁ <i>V</i> ₃	<i>V</i> ₂ <i>V</i> ₃		
Λ_4	Λ3	Λ_2	Λ_1	Λ_0

• Current x: v_1

 v_1 0

• Current y: v_3 v_3

• Backtrack allowed: false true

Current A index:

			v_1v_3	<i>V</i> ₂ <i>V</i> ₃
		v_1v_3		
v_1v_3	<i>V</i> ₁ <i>V</i> ₃	<i>V</i> ₂ <i>V</i> ₃		
Λ_4	Λ_3	Λ_2	Λ_1	Λ_0

 V_2

• Current x:

- V_1
- V_3 *V*3 V_3
- Current y:
- Backtrack allowed: false true false

Current Λ index: 1

			v_1v_3	<i>V</i> ₂ <i>V</i> ₃
		v_1v_3		
<i>V</i> ₁ <i>V</i> ₃	<i>V</i> ₁ <i>V</i> ₃	<i>V</i> ₂ <i>V</i> ₃		
Λ_4	Λ_3	Λ_2	Λ_1	Λ_0

 V_2

• Current x:

 v_1 0

• Current y:

- *v*₃ *v*₃ *v*₃
- Backtrack allowed: false true false

Current Λ index: 1

			v_1v_3	<i>V</i> ₂ <i>V</i> ₃
		v_1v_3		
<i>V</i> ₁ <i>V</i> ₃	<i>V</i> ₁ <i>V</i> ₃	<i>V</i> ₂ <i>V</i> ₃		
Λ_4	Λ3	Λ_2	Λ_1	Λ_0

V2

Current x:

 v_1 0

• Current y:

*v*₃ *v*₃ *v*₃

• Backtrack allowed: false true false

Conflict! Backtrack to last index with backtrack set to true!

Current Λ index: 3

			v_1v_3	<i>V</i> ₂ <i>V</i> ₃
		v_1v_3		
v_1v_3	<i>v</i> ₁ <i>v</i> ₃	<i>V</i> ₂ <i>V</i> ₃		
Λ_4	Λ ₃	Λ_2	Λ_1	Λ_0

• Current x: v_1

• Current y: v_3

• Backtrack allowed: false

Current Λ index: 3

			v_1v_3	<i>V</i> ₂ <i>V</i> ₃
		v_1v_3		
v_1v_3	v_1v_3	<i>V</i> ₂ <i>V</i> ₃		
Λ_4	Λ_3	Λ_2	Λ_1	Λ_0

• Current x: V_1

0

 V_1

• Current y: V_3

Current A index:

			v_1v_3	<i>V</i> ₂ <i>V</i> ₃
		v_1v_3		
v_1v_3	<i>V</i> ₁ <i>V</i> ₃	<i>V</i> ₂ <i>V</i> ₃		
Λ_4	Λ_3	Λ_2	Λ_1	Λ_0

• Current x: V_1 V_1

• Current y: 0 V_3

Current A index:

			v_1v_3	<i>V</i> ₂ <i>V</i> ₃
		v_1v_3		
v_1v_3	<i>V</i> ₁ <i>V</i> ₃	<i>V</i> ₂ <i>V</i> ₃		
Λ_4	Λ_3	Λ_2	Λ_1	Λ_0

• Current x: V_1 V_1

• Current y: 0 V_3

Current A index:

			v_1v_3	V_2V_3
		v_1v_3		
v_1v_3	<i>V</i> ₁ <i>V</i> ₃	<i>V</i> ₂ <i>V</i> ₃		
Λ_4	Λ_3	Λ_2	Λ_1	Λ_0

• Current x: V_1 V_1

 V_2 • Current y: 0 V_3 V_3

Current \(\Lambda \) index: \(1 \)

			v_1v_3	<i>V</i> ₂ <i>V</i> ₃
		v_1v_3		
<i>V</i> ₁ <i>V</i> ₃	<i>V</i> ₁ <i>V</i> ₃	<i>V</i> ₂ <i>V</i> ₃		
Λ_4	Λ_3	Λ_2	Λ_1	Λ_0

- Current x: v_1 v_1 v_2
- Current y: v_3 0 v_3
- Backtrack allowed: false false false

			v_1v_3	<i>V</i> ₂ <i>V</i> ₃
		v_1v_3		
v_1v_3	<i>V</i> ₁ <i>V</i> ₃	<i>V</i> ₂ <i>V</i> ₃		
Λ_4	Λ_3	Λ_2	Λ_1	Λ_0

- Current x: v_1 v_1 v_2
- Current y: v_3 0 v_3
- Backtrack allowed: false false false

Current Λ index: 0

			v_1v_3	<i>V</i> ₂ <i>V</i> ₃
		v_1v_3		
v_1v_3	<i>V</i> ₁ <i>V</i> ₃	<i>V</i> ₂ <i>V</i> ₃		
Λ_4	Λ_3	Λ_2	Λ_1	Λ_0

V2

Current x:

 v_1 v_1

• Current y:

- v_3 0 v_3
- Backtrack allowed: false false false

Current Λ index:

			v_1v_3	V_2V_3
		v_1v_3		
v_1v_3	<i>V</i> ₁ <i>V</i> ₃	<i>V</i> ₂ <i>V</i> ₃		
Λ_4	Λ_3	Λ_2	Λ_1	Λ_0

Current x:

 v_1 v_1 v_2

• Current y:

- v_3 0 v_3
- Backtrack allowed: false false false false

Outline

Introduction

2 Algorithm

3 Experiments

ullet Implemented in bit-vector rewrite module of $Z3\ SMT$ solver

- Implemented in bit-vector rewrite module of Z3 SMT solver
- Various preliminary checks for early exit during identification

- Implemented in bit-vector rewrite module of Z3 SMT solver
- Various preliminary checks for early exit during identification
- New formula generated after adding assertions

- Implemented in bit-vector rewrite module of Z3 SMT solver
- Various preliminary checks for early exit during identification
- New formula generated after adding assertions
- Can be solved using any solver

- Implemented in bit-vector rewrite module of Z3 SMT solver
- Various preliminary checks for early exit during identification
- New formula generated after adding assertions
- Can be solved using any solver
- We compare our tool with Z3, BOOLECTOR, CVC4

• Our experiments include 20 benchmarks

- Our experiments include 20 benchmarks
- Benchmarks check equivalence of specification and implementation

- Our experiments include 20 benchmarks
- Benchmarks check equivalence of specification and implementation
- Benchmarks generated by varying:
 - Total bit length of the input bit-vectors
 - Width of each block
 - Assigning specific blocks as equal or setting them to zero

- Our experiments include 20 benchmarks
- Benchmarks check equivalence of specification and implementation
- Benchmarks generated by varying:
 - Total bit length of the input bit-vectors
 - Width of each block
 - Assigning specific blocks as equal or setting them to zero
- SYSTEMVERILOG to SMT formula:
 - Benchmarks written in SystemVerilog
 - Fed to STEWORD, a hardware verification tool
 - STEWORD: Converts SYSTEMVERILOG design to SMT formula

Results

Table: Multiplication experiments. Times are in seconds. Bold denotes minimum time.

	SMTSolver			OurSolver			
Benchmark	Z3	BOOLECTOR	CVC4	Z3	BOOLECTOR	CVC4	Portfolio
base	184.3	42.2	16.54	0.53	43.5	0.01	0.01
ex1	2.99	0.7	0.36	0.33	0.8	0.01	0.01
ex1_sc	t/o	t/o	t/o	1.75	t/o	0.01	0.01
ex2	0.78	0.2	0.08	0.44	0.3	0.01	0.01
ex2_sc	t/o	1718	2826	3.15	1519	0.01	0.01
ex3	1.38	0.3	0.08	0.46	0.7	0.01	0.01
ex3_sc	t/o	1068	t/o	3.45	313.2	0.01	0.01
ex4	0.46	0.2	0.03	0.82	0.2	0.01	0.01
ex4_sc	287.3	62.8	42.36	303.6	12.8	0.01	0.01
sv_assy	t/o	t/o	t/o	0.07	t/o	0.01	0.01
mot_base	t/o	t/o	t/o	13.03	1005	0.01	0.01
mot_ex1	t/o	t/o	t/o	1581	13.8	0.01	0.01
mot_ex2	t/o	t/o	t/o	2231	13.7	0.01	0.01
wal_4bit	0.09	0.05	0.02	0.09	0.1	0.04	0.02
wal_6bit	2.86	0.6	0.85	0.28	0.8	14.36	0.28
wal_8bit	209.8	54.6	225.1	0.59	30.0	3471	0.59
wal_10bit	t/o	1523	t/o	1.03	98.6	t/o	1.03
wal_12bit	t/o	t/o	t/o	1.55	182.3	t/o	1.55
wal_14bit	t/o	t/o	t/o	2.27	228.5	t/o	2.27
wal_16bit	t/o	t/o	t/o	2.95	481.7	t/o	2.95

Summary

Equivalence of word-level and decomposed multiplication:

- Leading SMT solvers failed to identify word-level reasoning
- Bit-blasting lead to time blow up
- Proposed a new pre-processing heuristic
- Implemented as part of Z3 bit-vector rewriting module
- Added assertions to the input formula
- Reduction in solving time
- Implemented similar pattern matching algorithm for Wallace tree multiplier

Thank you!