ECE-6750 PROJECT REPORT

Conformal Equivalence

Vikas Rao U1072596 vikas.k.rao@utah.edu Electrical & Computer Engineering, University of Utah

Abstract—Designing a specification and making sure the protocol never leads to a deadlock while achieving its intended function cannot be verified by simulation alone. Even by some means if we do exhaustive simulation, it doesnt guarantee a complete coverage of the state space and needs a formal approach to verify specification under all permissible delay behaviors. This problem is extensive in asynchronous designs, as a hazard might manifest into a failure under a very particular set of delays. Given a circuit implementation of this specification, we need to verify that this circuit is hazard free under all permissible delay behaviors as well. The system verification challenge is then to verify that this circuit conforms to the specification in terms of functional implementation. Given this problem statement, the goal of the project is to derive a receptive state graph for the circuit and verify if all possible behaviors of circuit are allowed behaviors in specification.

Index Terms—Verification, State Graph, Petri-Net.

1 Introduction

Conformal equivalence is the process of verifying whether a circuit conforms to the specification. The goal here is to make sure that a protocol, circuit has all the desired properties and is hazard free. We need to make sure protocol never deadlocks and acknowledges a request in bounded amount of time. For a circuit with n-bit input, exhaustive simulation requires 2^n vectors to verify functionality, which is impractical for large designs. Despite exhaustive simulation, completeness of the design is not guaranteed. Especially in asynchronous design, the hazard manifests only under a very particular set of delays. Verification needs to make sure all permissible delay behaviors are modeled and that the circuit operates correctly under all the delay combinations. Then the system level verification challenge is to verify that all circuit behaviors are allowed by a given specification.

2 SCOPE AND OBJECTIVE

The goal of the project is to implement an algorithm to build a receptive State Graph(SG) which can model and verify the circuit under all permissible delay models. The algorithm will build the SG from a Labeled Petri-Net(LPN) format which is the specification. The specification is given in a file(*.lpn) describing the petri-net transitions for the input and output excitations. To model the circuit gate behavior, the circuit implementation structure file (*.prs) is read, wherein the gates of the circuit are described for every output excitation(rise/fall) and their relation to input excitations. For every gate in the design, we will model a cube which comprises of all the variables from the circuit packed into a vector. For every cube in the circuit, the inclusive states are identified from the SG and all the unexpected output transitions which lead to failure state are modeled. The SG is then pruned to remove transitions which are unlikely to happen. The system verification goal is then to verify if all the individual gate behaviors of the circuit are allowed behaviors in the state graph implemented for specification.

3 Preliminaries

3.1 Labeled Petri-nets

A Petri-net is a bipartite digraph where the vertex set is partitioned into set of $\operatorname{places}(P)$ and $\operatorname{transitions}(T)$. The set of $\operatorname{arcs}(F)$ is composed of pairs where one element is from P and the other is from T. A Marking M, for a Petri-net is a function that maps places to natural numbers.

$$F \subseteq (P \times T) \cup (T \times P)$$
$$M: P \to N$$

A Petri-net is defined as in the tuple below, where M_0 is the initial marking.

$$\langle P, T, F, M_0 \rangle$$

A C-element and its Labeled Petri-net is as shown in the figure 1.

3.2 State Graphs

To use a Petri-net to model circuits, we must relate the transitions to events on signal wires. One such modeling is a *Signal Transition Graph*(STG) which is a labeled Safe Petri-net described using the tuple -

$$\langle P, T, F, M_0, N, s_0, \lambda_T \rangle$$

where: $N=I\cup O$ is the set of Input and output signals, s_0 is the initial state and $\lambda_T=T\to N\times\{+,-\}$ is the transition labeling function. Each transition is labeled with either a rising transition(+) or falling transition(-). A circuit can be modeled from a given STG if we can find the State Graph(SG) for the same. The SG is modeled by the tuple -

ECE-6750 PROJECT REPORT 2

 $\langle S, \delta, \lambda_S \rangle$




Fig. 1: circuit and LPN for a C-element

where: S is the set of states, $\delta \subseteq S \times T \times S$ is the set of transitions, and $\lambda_S: S \to (N \to \{0,1\})$ is the state labeling function. Each state S is labeled with a vector $\langle s(0), s(1)...s(n) \rangle$ where s(i) is 0,1,R,F indicating value returned by λ_S .

For each state, we can determine the value that each signal is tending to. For a state s_i , there exists a transition on signal u_i to s_i , which excites the signal u_i .

$$\exists (s_i, t, s_j) \in \delta \cdot \lambda_T(t) = u_i + \forall \lambda_T(t) = u_i -$$

If there exists no such transition, then u_i is said to be in equilibrium. The value each signal is tending to in any state is called its implied value. If the signal is excited, the implied value of u_i is $\bar{s_i}$, else if the signal is in equilibrium, then the implied value is s_i The implied state, s' is labeled with a binary vector $\langle s'(0), s'(1) \dots s'(n) \rangle$ of the implied values. The function $X: S \to 2^N$ returns the set of excited signals in a given state defined as-

$$X(s) = u_i \in S | s(i) \neq s'(i)$$

The next state transitions are defined based on the function X(s).

When $u_i \in X(s)$ and s(i) = 0, s(i) in SG is marked with R. When $u_i \in X(s)$ and s(i) = 1, s(i) in SG is marked with F.

```
find_SG(\langle P, T, F, M_0, N, s_0, \lambda_T \rangle)
   M = M_0; s = s_0; S = \{M\}; \lambda_S(M) = s;
   T_e = \{t \in T | M \subseteq \bullet t\}; \text{ done } = \text{false};
   while (¬ done)
      t = select(T_e);
      if (T_e - \{t\} \neq \emptyset) then push(M, s, T_e - \{t\});
      if ((M - \bullet t) \cap t \bullet \neq \emptyset) then return("Not safe.");
      M' = (M - \bullet t) \cup t \bullet; \ s' = s;
      if (\lambda_T(t) = u+) then s'(u) = 1;
      else if (\lambda_T(t) = u - ) then s'(u) = 0;
      if (M' \notin S) then
         S = S \cup \{M'\}; \ \lambda_S(M') = s' \ \delta = \delta \cup \{(M, t, M')\};
         M = M'; s = s'; T_e = \{t \in T | M \subseteq \bullet t\};
      else
         if (\lambda_S(M') \neq s') then return("Inconsistent.");
         if (stack is not empty) then (M, s, T_e) = pop();
         else done = true;
   return (\langle S, \delta, \lambda_S \rangle);
```

Fig. 2: State Graph algorithm

The algorithm to find the SG from a given STG(LPN) is as shown in figure 2. Any SG is said to be well-formed if for each state transition $(s_i,t,s_j)\in \delta$, exactly one signal changes value and its value is consistent with the transition. The property is defined as *consistent state assignment*, and a SG is said to be consistent if

$$\forall (s_i, t, s_j) \in \delta. \forall u \in N. (\lambda_T(t) \neq u * \land s_i(u) = s_j(u))$$

$$\lor (\lambda_T(t) = u + \land s_i(u) = 0 \land s_j(u) = 1)$$

$$\lor (\lambda_T(t) \neq u - \land s_i(u) = 1 \land s_j(u) = 1)$$

where * represents either + or -.

The SG also has a *Unique State Assignment* which requires that no two different states have identical values for the vector signals.

$$\forall s_i, s_j \in S : s_i \neq s_j. \lambda(s_i) \neq \lambda(s_j)$$

To verify the behavior of circuit against the allowed behaviors from specification, we need to model a receptive state graph, meaning the state of a circuit should not prevent an input from happening -

$$PI \subseteq P$$

Where: $P = S \cup F$: S is the set of all successful sequence of signal changes and F is the set of all failure sequences. The receptive State Graph for the generalized C-element is as shown in the figure 3.




Fig. 3: Receptive State Graph for the C-element

4 IMPLEMENTATION

The overall high level approach is as mentioned in algorithm 1. The actual conformal checking requires deriving receptive SG's from both circuit and the specification and compare each state to incrementally prune the edges and

ECE-6750 PROJECT REPORT 3

redirecting illegal transitions to Fail state. For a n-bit wide state vector, we could have also derived a full blown state graph with 2^n states and 2^n edges to/from each state. Owing to delayed start, the current implementation will build a reduced State Graph from the LPN to start with and then visit every gate cube's inclusive states and prune the edges accordingly and check for fail transitions. In-turn verify that at all nodes, all transitions where the specification is failure-free, the circuit is also failure-free.

4.1 Circuit Cubes and State Graph

To extract the behavior from the circuit gates, we will form cubes which represent each excitation output. For every circuit, all the variables will be packed into a cube vector packet. For every output excitation, the vector cube is represented based on the following notation: '1' if the literal is in the its trigger, '0' if the literal is in its negated form, '-' if it is absent. Given below is a sample circuit file with gate excitations and their respective cubes.

Cube vector - $\langle x, y, z \rangle$

- $[+x : (\neg y \& \neg z)]$ Set Cube:[- 0 0]
- [-x:(z)] Reset Cube: [- 1]
- [y:(z)] Combinational
- [y:(x)] Combinational: Set Cube:[[--1],[1--]]

Algorithm 1 conformal Equivalence

```
1: procedure circuit_verification_algo($FILE1,$FILE2)

// FILE1 = Circuit(*.prs), FILE2 = Spec(*.lpn)

2: hash_cubes = find_cubes($FILE1)

3: hash_SG = find_sg($FILE2)

4: for each cube in hash_cubes do

5: for inclusive states from hash_SG do

6: → Redirect illegal transitions to 'Fail' State

7: → Prune transitions which are not allowed
```

A generalized C-element is expressed as Set and Reset cubes for it's rising transition(+) and falling transition(+) respectively(-). A combinational logic is expressed as a list of Set cubes only while the reset cubes are ignored. The structure is stored in a HashTable data structure with keys as the output excitation signals and cubes as the list of values.

The algorithm to find SG is as mentioned in the figure 2. From the given LPN, the initial $\operatorname{state}(s_0)$, $\operatorname{Markings}(M_0)$, and $\operatorname{transitions}(T)$ are read and a SG is derived. The actual verification follows that a State Graph be derived for every individual gate transition and a final composite SG is derived and checked against Specification SG for fail states. But since there is no initial state defined for gC gate descriptions, deriving a SG from the circuit is cumbersome. Also it requires that we traverse individual gate SG's and modify all graphs to finally arrive at a composite SG. The composite graph is built by pruning the state space and transitions based on the behavior described by the individual gates in the circuit.

The State Graph is also stored in a HashTable data structure where the state vector names are the keys and the values are edges marked as a object derived from links describing the transitions causing them and next state functions.

4.2 Redirecting/Pruning edges

Once we are available with the cubes describing the individual gates of the circuit and a State Graph from the LPN specification, we will check for state inclusion, and prune the graph. Every node in state graph which is implicitly covered by gate cubes needs to be checked for fail state. Any unexpected outputs and disabling will lead to fail state. The following are some of the rules between current state and next state which will be followed for pruning and redirecting the edges.

- A transition is success in composite graph state node, if it is a success in every individual gate transition.
- A transition is a failure in composite graph, if it is a failure in any of the individual gate transition.
- A Fail state occurs when an input changes at the wrong time.
- A rising output transition(R) cannot change to zero(0) in consecutive state (should be redirected to Fail sate).
- A falling output transition(F) cannot change to one(1) in consecutive state (should be redirected to Fail sate).
- For a Set cube, the falling output transition(–) from every implicit state node satisfying the
- For a Reset cube, the rising output transition(+) from every implicit state node satisfying the state inclusion should be discarded.

4.3 Progress

As of now, the extraction of cubes from the circuit is completed, and the code for SG building has some issues and I am working on fixing it. The final intent of the project is to implement the algorithm 1 completely and test a set of examples from reference [1], and as well as from the ATACS repo, discuss and analyze the outcome.

REFERENCES

[1] C. J. Myers, Asynchronous Circuit Design, John Wiley and Sons, Jul 1, 2001.