1-

Access order – L1  $\rightarrow$  L2  $\rightarrow$  L3  $\rightarrow$  main memory.

Since data access happens only after the tag hit occurs in case of serial tags, we need to consider the data penalty only for hits. But for a miss, the data penalty can be ignored.

For a single load instruction, the memory access time for the given structure is .5\*1 + .5\*(.55\*(1+3+18) + .45\*(.75\*(1+3+25+85) + .25\*(1+3+25+440))) = 52.16875

For 2000 load instructions the total number of cycles = 2000\*52.16875 = 104337.5 cycles

2-
$$AMAT = t_{h+} r_{m*} t_{p}$$
 $AMAT = 5 + 0.2*150 = 35$ 

3- address bits (memory) = 
$$8gb = 2^{33}B = 33$$

For L1 cache:

byte offset = 
$$16B = 2^4 B = 4$$
  
index bits =  $32*2^{10}/2^4 = 2^{11}B = 11$   
tag bits =  $33-4-11 = 18$   
tag array =  $(18*2^{11})/2^{13} = 18/4 KB = 4.5 KB$   
data array =  $32 KB$ 

For L2 Cache:

byte offset = 
$$64B = 2^6B = 6$$
  
index bits =  $2^{20}/4*2^6 = 2^{12}B = 12$   
tag bits =  $33-6-12 = 15$   
tag array =  $(15*4*2^{12})/2^{13} = 30$  KB  
data array =  $1MB$ 

Vikas Rao CS-6860 - HW-4

4-

## a- first pattern

sequence	IDEAL					LRU					MRU				
	hit(0)/miss(1)	set1		set2		hit(0)/miss(1) set1		et1	set2		hit(0)/miss(1)	set1		set2	
С	1	С				1	С				1	С			
A	1	С	Α			1	С	Α			1	С	Α		
В	1	С	В			1	В	Α			1	С	В		
D	1	С	В	D		1	В	Α	D		1	С	В	D	
В	0	С	В	D		0	В	Α	D		0	С	В	D	
F	1	С	В	D	F	1	В	Α	D	F	1	С	В	D	F
С	0	С	В	D	F	1	В	С	D	F	0	С	В	D	F
E	1	С	В	D	E	1	В	С	E	F	1	С	В	D	E
A	1	Α	В	D	E	1	Α	С	E	F	1	Α	В	D	E
D	0	Α	В	D	E	1	Α	С	E	D	0	Α	В	D	E
В	0	Α	В	D	E	1	Α	В	E	D	0	Α	В	D	E
F	1	Α	В	F	E	1	Α	В	F	D	1	Α	В	F	E
A	0	Α	В	F	Е	0	Α	В	F	D	0	Α	В	F	E
В	0	Α	В	F	E	0	Α	В	F	D	0	Α	В	F	E
С	1	С	В	F	E	1	С	В	F	D	1	Α	С	F	E
E	0	С	В	F	E	1	С	В	F	E	0	Α	С	F	E
В	0	С	В	F	E	0	С	В	F	E	1	Α	В	F	E
Α	1	Α	В	F	E	1	Α	В	F	E	0	Α	В	F	E
F	0	Α	В	F	E	0	Α	В	F	E	0	Α	В	F	Е
D	1	Α	В	D	E	1	Α	В	F	D	1	Α	В	D	E
	11/20 = .55				·	15/20=7.5					11/20 = .55	·	·		
	55.00%					75.00%					55.00%				

## b- second pattern

Set2   D   F   D   F	
D F D F	
D F	
D F	
D F	.
D F	.
D F	
D F	.
D F	
D F	
D F	.
D F	.
D F	
D F	.
D F	
E F	
E F	
E F	
E F	
D F	
	D F D F D F D F D F D F D F D F D F D F