
Verilog for Testbenches **Overall Module Structure** ▶ A little Verilog... module name (args...); ▶ Big picture: Two main Hardware begin parameter ...; // define parameters Description Languages (HDL) out there input ...; // define input ports **▶** VHDL output ...; // define output ports Designed by committee on request of the wire ...; // internal wires Department of Defense reg ...; // internal regs, possibly output Based on Ada // the parts of the module body are ▶ Verilog // executed concurrently Designed by a company for their own use <module/primitive instantiations> Based on C <continuous assignments> ▶ Both now have IEEE standards cprocedural blocks (always/initial)> ▶ Verilog is more common in industry endmodule **Block Structures** Assignments Continuous assignments to wire vars Two types: assign variable = exp; ▶ always // repeats until simulation is done ▶ Results in combinational logic begin Procedural assignment to reg vars ▶ Always inside procedural blocks end ▶ blocking initial // executed once at beginning of sim variable = exp; begin non-blocking end variable <= exp;</p> Can result in combinational or sequential logic Data Types Registers Possible Values: ▶ Abstract model of a data storage element ▶ 0: logic 0, false A reg holds its value from one ▶ 1: logic 1, true assignment to the next X: unknown logic value The value "sticks" ▶ Z: High impedance state ▶ Register type declarations ▶ Registers and Nets are the main data a; // a scalar register types reg [3:0] b; // a 4-bit vector register Integer, time, and real are used mostly in simulation, not synthesizable code.

Memories Nets ▶ Nets (wires) model physical connections Verilog memory models are arrays of ▶ They don't hold their value regs ▶ They must be driven by a "driver" (I.e. a gate Each element in the memory is output or a continuous assignment) addressed by a single array index Their value is Z if not driven ▶ Memory declarations: Wire declarations ▶ // a 256 word 8-bit memory wire d: \\ a scalar wire reg [7:0] imem[0:255]; ▶ wire [3:0] e; \\ a 4-bit vector wire There are lots of types of regs and wires, ► // a 1k word memory with 32-bit words reg [31:0] dmem[0:1023]; but these are the basics... **Accessing Memories** Other types reg [7:0] imem[0:255]; //256x8 memory Integers: reg [7:0] foo; // 8-bit reg ▶ integer i, j; // declare two scalar ints integer k[7:0]; // an array of 8 ints Reg[2:0] bar; // 3-bit reg ▶ \$time - returns simulation time ▶ Useful inside \$display and \$monitor foo = imem[15]; // get word 15 from mem commands... bar = foo[6:4]; // extract bits from foo ▶ The "\$" operations are not synthesizable **Number Representations Relational Operators** ► A<B, A>B, A<=B, A>=B, A==B, A!=B Constant numbers can be decimal, hex, The result is 0 if the relation is false, 1 if the octal, or binary relation is true, X if either of the operands Two forms are available: has any X's in the number Simple decimal numbers: 45, 123, 49039... ► A===B, A!==B <size>'<base><number> These require an exact match of numbers, base is d, h, o, or b X's and Z's included ▶ 4'b1001 // a 4-bit binary number **▶**!, &&, || ▶14'h2fe4 // an 14-bit hex number Logical NOT, AND, OR of expressions ▶ {a, b[3:0]} - example of concatenation



\$display, \$monitor **Basic Self-testing Testbench** begin \$display(format-string, args); a[1:0] = 2'b00; b[1:0] = 2'b00; cin = 1'b0;like a printf \$display("Starting..."); #20 ▶\$fdisplay goes to a file... \$display("A = %b, B = %b, c = %b, Sum = %b, Cout = %b", a, b, cin, sum, cout); ▶\$fopen and \$fclose deal with files if (sum != 00) \$display("ERROR: Sum should be 00, is %b", sum); if (cout != 0) \$display("ERROR: cout should be 0, is %b", cout); a = 2'b01; \$monitor(format-string, args); #20 \$display("A = %b, B = %b, c = %b, Sum = %b, Cout = %b", a, b, cin, Wakes up and prints whenever args change if (sum != 00) \$display("ERROR: Sum should be 01, is %b", sum); Might want to include \$time so you know if (cout != 0) \$display("ERROR: cout should be 0, is %b", cout); b = 2'b01:when it happened... #20 \$display("A = %b, B = %b, c = %b, Sum = %b, Cout = %b", a, b, cin, sum. cout): ▶\$fmonitor is also available... if (sum != 00) \$display("ERROR: Sum should be 10, is %b", sum); if (cout != 0) \$display("ERROR: cout should be 0, is %b", cout); \$display("...Done"); end Conditional, For for ▶ If (<expr>) <statement> else <statement> parameter MAX STATES 32; lelse is optional and binds with closest integer state[0:MAX STATES-1]; previous if that lacks an else integer i; ▶ if (index > 0) if (rega > regb) initial result = rega; begin else for(i=0; i<MAX STATES; i=i+2) result = regb; state[i] = 0;For is like C No k++ syntax for(i=1; i<MAX STATES; i=i+2) ▶ for (initial; condition; step) in Verilog... state[i] = 1;• for (k=0; k<10; k=k+1) end statement: while repeat A while loop executes until its condition is repeat for a fixed number of iterations false parameter cycles = 128; integer count; count = 0;initial while (count < 128) begin begin count = 0; repeat (cycles) begin \$display("count = %d", count); \$display("count = %d", count); count = count + 1: count = count+1: end end

end

Nifty Testbench

```
reg [1:0] ainarray [0:4]; // define memory arrays to hold input and result
reg [1:0] binarray [0:4];
reg [2:0] resultsarray [0:4];
integer i:
initial begin
$readmemb("ain.txt", ainarray); // read values into arrays from files
$readmemb("bin.txt", binarray);
$readmemb("results.txt", resultsarray);
  a[1:0] = 2'b00; // initialize inputs
  b[1:0] = 2'b00;
  cin = 1'b0:
   lisplay("Starting...");
#10 $display("A = %b, B = %b, c = %b, Sum = %b, Cout = %b", a, b, cin, sum,
for (i=0; i<=4; i=i+1) // loop through all values in the memories
  a = ainarray[i]; // set the inputs from the memory arrays
 b = binarray[i];
  #10 $display("A = %b, B = %b, c = %b, Sum = %b, Cout = %b", a, b, cin,
 um, cout);
 if ({cout,sum} != resultsarray[i])
    $display("Error: Sum should be %b, is %b instead", resultsarray[i],sum); //
check results array
 end
 $display("...Done");
 $finish;
end
```

Another Nifty Testbench

```
integer i, j, k;
Initial begin
   A[1:0] = 2'b00;
   B[1:0] = 2'b00;
   Cin = 1'b0:
   $display("Starting simulation...");
   for(i=0;i<=3;i=i+1) begin
      for(j=0;j<=3;j=j+1) begin
         for(k=0;k<=1;k=k+1) begin
           #20 $display("A=%b B=%b Cin=%b, Cout-Sum=%b%b", A, B, Cin,
           if ({Cout,S} != A + B + Cin)
           $display("ERROR: CoutSum should equal %b, is %b",(A + B + Cin),
   {Cin,S});
            Cin=~Cin; // invert Cin
        end
        B[1:0] = B[1:0] + 2'b01; // add 1 to the B input
     end
     A = A+1; // shorthand notation for adding
   end
   $display("Simulation finished...");
```

Another Example

```
initial
                     // executed only once
       begin
              a = 2'b01;
                            // initialize a and b
              b = 2'b00:
       end
                            // execute repeatedly
  always
                            // until simulation completes
       begin
              #50 a = \sima; // reg a inverts every 50 units
       end
                            // execute repeatedly
  always
                            // until simulation completes
       begin
              #100 b = \simb // reg b inverts every 100 units
       end
                         What's wrong with this code?
```

Another Example

```
initial
                     // executed only once
       begin
              a = 2'b01;
                            // initialize a and b
              b = 2'b00;
              #200 $finish; // make sure the simulation
                            // finishes!
       end
                            // execute repeatedly
  always
       begin
                            // until simulation completes
              #50 a = \sima; // reg a inverts every 50 units
       end
  always
                            // execute repeatedly
       begin
                            // until simulation completes
              #100 b = \simb // reg b inverts every 100 units
       end
```