



1. Description

1.1. Project

| | |
|-----------------|-------------------|
| Project Name | Oled |
| Board Name | NUCLEO-L432KC |
| Generated with: | STM32CubeMX 6.9.2 |
| Date | 11/01/2023 |


1.2. MCU

| | |
|----------------|---------------|
| MCU Series | STM32L4 |
| MCU Line | STM32L4x2 |
| MCU name | STM32L432KCUx |
| MCU Package | UFQFPN32 |
| MCU Pin number | 32 |

1.3. Core(s) information

| | |
|---------|---------------|
| Core(s) | Arm Cortex-M4 |
|---------|---------------|

2. Pinout Configuration




3. Pins Configuration

| Pin Number UFQFPN32 | Pin Name (function after reset) | Pin Type | Alternate Function(s) | Label |
|------------------------|---------------------------------------|----------|--------------------------|-------------|
| 1 | VDD | Power | | |
| 2 | PC14-OSC32_IN (PC14) | I/O | RCC_OSC32_IN | |
| 3 | PC15-OSC32_OUT (PC15) | I/O | RCC_OSC32_OUT | |
| 4 | NRST | Reset | | |
| 5 | VDDA/VREF+ | Power | | |
| 6 | PA0 | I/O | ADC1_IN5 | |
| 8 | PA2 | I/O | USART2_TX | VCP_TX |
| 11 | PA5 | I/O | SPI1_SCK | |
| 16 | VSS | Power | | |
| 17 | VDD | Power | | |
| 22 | PA12 | I/O | SPI1_MOSI | |
| 23 | PA13 (JTMS-SWDIO) | I/O | SYS_JTMS-SWDIO | SWDIO |
| 24 | PA14 (JTCK-SWCLK) | I/O | SYS_JTCK-SWCLK | SWCLK |
| 25 | PA15 (JTDI) | I/O | USART2_RX | VCP_RX |
| 26 | PB3 (JTDO-TRACESWO) * | I/O | GPIO_Output | LD3 [Green] |
| 27 | PB4 (NJTRST) * | I/O | GPIO_Output | SSD1331_CS |
| 28 | PB5 * | I/O | GPIO_Output | SSD1331_DC |
| 29 | PB6 * | I/O | GPIO_Output | SSD1331_RES |
| 32 | VSS | Power | | |

* The pin is affected with an I/O function

4. Clock Tree Configuration



5. Software Project

5.1. Project Settings

| Name | Value |
|-----------------------------------|--|
| Project Name | Oled |
| Project Folder | C:\Users\Vivek\OneDrive - Conestoga College\Embedded Programming |
| Toolchain / IDE | STM32CubeIDE |
| Firmware Package Name and Version | STM32Cube FW_L4 V1.18.0 |
| Application Structure | Advanced |
| Generate Under Root | Yes |
| Do not generate the main() | No |
| Minimum Heap Size | 0x200 |
| Minimum Stack Size | 0x400 |

5.2. Code Generation Settings

| Name | Value |
|---|---------------------------------------|
| STM32Cube MCU packages and embedded software | Copy only the necessary library files |
| Generate peripheral initialization as a pair of '.c/.h' files | No |
| Backup previously generated files when re-generating | No |
| Keep User Code when re-generating | Yes |
| Delete previously generated files when not re-generated | Yes |
| Set all free pins as analog (to optimize the power consumption) | No |
| Enable Full Assert | No |

5.3. Advanced Settings - Generated Function Calls

| Rank | Function Name | Peripheral Instance Name |
|------|---------------------|--------------------------|
| 1 | SystemClock_Config | RCC |
| 2 | MX_GPIO_Init | GPIO |
| 3 | MX_USART2_UART_Init | USART2 |
| 4 | MX_SPI1_Init | SPI1 |
| 5 | MX_TIM1_Init | TIM1 |
| 6 | MX_ADC1_Init | ADC1 |

1. Power Consumption Calculator report

1.1. Microcontroller Selection

| | |
|-----------|---------------|
| Series | STM32L4 |
| Line | STM32L4x2 |
| MCU | STM32L432KCUx |
| Datasheet | DS11451_Rev2 |

1.2. Parameter Selection

| | |
|-------------|-----|
| Temperature | 25 |
| Vdd | 3.0 |

1.3. Battery Selection

| | |
|-------------------|-----------------|
| Battery | Li-SOCL2(A3400) |
| Capacity | 3400.0 mAh |
| Self Discharge | 0.08 %/month |
| Nominal Voltage | 3.6 V |
| Max Cont Current | 100.0 mA |
| Max Pulse Current | 200.0 mA |
| Cells in series | 1 |
| Cells in parallel | 1 |


1.4. Sequence

| | | |
|-------------------------------|-------------|----------------|
| Step | Step1 | Step2 |
| Mode | RUN | STOP2 |
| Vdd | 3.0 | 3.0 |
| Voltage Source | Battery | Battery |
| Range | Range1-High | NoRange |
| Fetch Type | SRAM2 | n/a |
| CPU Frequency | 80 MHz | 0 Hz |
| Clock Configuration | HSE BYP PLL | ALL CLOCKS OFF |
| Clock Source Frequency | 4 MHz | 0 Hz |
| Peripherals | | |
| Additional Cons. | 0 mA | 0 mA |
| Average Current | 8.71 mA | 1.06 μ A |
| Duration | 0.1 ms | 0.9 ms |
| DMIPS | 100.0 | 0.0 |
| Ta Max | 103.98 | 105 |
| Category | In DS Table | In DS Table |

1.5. Results

| | | | |
|---------------|-------------------------------|-----------------|----------------|
| Sequence Time | 1 ms | Average Current | 871.95 μ A |
| Battery Life | 5 months, 9 days, 16 hours | Average DMIPS | 100.0 DMIPS |

1.6. Chart



2. Peripherals and Middlewares Configuration

2.1. ADC1

IN5: IN5 Single-ended

2.1.1. Parameter Settings:

ADC_Settings:

| | |
|-------------------------------|--------------------------------------|
| Clock Prescaler | Asynchronous clock mode divided by 1 |
| Resolution | ADC 12-bit resolution |
| Data Alignment | Right alignment |
| Scan Conversion Mode | Disabled |
| Continuous Conversion Mode | Disabled |
| Discontinuous Conversion Mode | Disabled |
| DMA Continuous Requests | Disabled |
| End Of Conversion Selection | End of single conversion |
| Overrun behaviour | Overrun data preserved |
| Low Power Auto Wait | Disabled |

ADC_Regular_ConversionMode:

| | |
|------------------------------------|---|
| Enable Regular Conversions | Enable |
| Enable Regular Oversampling | Disable |
| Number Of Conversion | 1 |
| External Trigger Conversion Source | Regular Conversion launched by software |
| External Trigger Conversion Edge | None |
| <u>Rank</u> | 1 |
| Channel | Channel 5 |
| Sampling Time | 2.5 Cycles |
| Offset Number | No offset |

ADC_Injected_ConversionMode:

| | |
|-----------------------------|---------|
| Enable Injected Conversions | Disable |
|-----------------------------|---------|

Analog Watchdog 1:

| | |
|------------------------------|-------|
| Enable Analog WatchDog1 Mode | false |
|------------------------------|-------|

Analog Watchdog 2:

| | |
|------------------------------|-------|
| Enable Analog WatchDog2 Mode | false |
|------------------------------|-------|

Analog Watchdog 3:

| | |
|------------------------------|-------|
| Enable Analog WatchDog3 Mode | false |
|------------------------------|-------|

2.2. RCC

Low Speed Clock (LSE) : Crystal/Ceramic Resonator

2.2.1. Parameter Settings:

System Parameters:

| | |
|-------------------|--------------------|
| VDD voltage (V) | 3.3 |
| Instruction Cache | Enabled |
| Prefetch Buffer | Disabled |
| Data Cache | Enabled |
| Flash Latency(WS) | 1 WS (2 CPU cycle) |

RCC Parameters:

| | |
|--------------------------------|-------------------------------------|
| HSI Calibration Value | 16 |
| MSI Calibration Value | 0 |
| MSI Auto Calibration | Enabled |
| HSE Startup Timeout Value (ms) | 100 |
| LSE Startup Timeout Value (ms) | 5000 |
| LSE Drive Capability | LSE oscillator low drive capability |

Power Parameters:

| | |
|-------------------------------|---------------------------------|
| Power Regulator Voltage Scale | Power Regulator Voltage Scale 1 |
|-------------------------------|---------------------------------|

2.3. SPI1

Mode: Transmit Only Master

2.3.1. Parameter Settings:

Basic Parameters:

| | |
|--------------|-----------------|
| Frame Format | Motorola |
| Data Size | 8 Bits * |
| First Bit | MSB First |

Clock Parameters:

| | |
|---------------------------|----------------------|
| Prescaler (for Baud Rate) | 8 * |
| Baud Rate | 4.0 MBits/s * |
| Clock Polarity (CPOL) | Low |
| Clock Phase (CPHA) | 1 Edge |

Advanced Parameters:

| | |
|-----------------|----------|
| CRC Calculation | Disabled |
| NSSP Mode | Enabled |
| NSS Signal Type | Software |

2.4. SYS

Debug: Serial Wire

Timebase Source: SysTick

2.5. TIM1

Clock Source : Internal Clock

2.5.1. Parameter Settings:

Counter Settings:

| | |
|---|-------------|
| Prescaler (PSC - 16 bits value) | 0 |
| Counter Mode | Up |
| Counter Period (AutoReload Register - 16 bits value) | 65535 |
| Internal Clock Division (CKD) | No Division |
| Repetition Counter (RCR - 16 bits value) | 0 |
| auto-reload preload | Disable |

Trigger Output (TRGO) Parameters:

| | |
|-------------------------------|--|
| Master/Slave Mode (MSM bit) | Disable (Trigger input effect not delayed) |
| Trigger Event Selection TRGO | Reset (UG bit from TIMx_EGR) |
| Trigger Event Selection TRGO2 | Reset (UG bit from TIMx_EGR) |

2.6. USART2

Mode: Asynchronous

2.6.1. Parameter Settings:

Basic Parameters:

| | |
|-------------|---------------------------|
| Baud Rate | 115200 |
| Word Length | 8 Bits (including Parity) |
| Parity | None |
| Stop Bits | 1 |

Advanced Parameters:

| | |
|----------------|----------------------|
| Data Direction | Receive and Transmit |
| Over Sampling | 16 Samples |
| Single Sample | Disable |

Advanced Features:

| | |
|-------------------------------|---------|
| Auto Baudrate | Disable |
| TX Pin Active Level Inversion | Disable |
| RX Pin Active Level Inversion | Disable |
| Data Inversion | Disable |

| | |
|-------------------------|---------|
| TX and RX Pins Swapping | Disable |
| Overrun | Enable |
| DMA on RX Error | Enable |
| MSB First | Disable |

*** User modified value**

3. System Configuration

3.1. GPIO configuration

| IP | Pin | Signal | GPIO mode | GPIO pull/up pull down | Max Speed | User Label |
|--------|-----------------------|----------------|--------------------------------|-----------------------------|-------------|-------------|
| ADC1 | PA0 | ADC1_IN5 | Analog mode for ADC conversion | No pull-up and no pull-down | n/a | |
| RCC | PC14-OSC32_IN (PC14) | RCC_OSC32_IN | n/a | n/a | n/a | |
| | PC15-OSC32_OUT (PC15) | RCC_OSC32_OUT | n/a | n/a | n/a | |
| SPI1 | PA5 | SPI1_SCK | Alternate Function Push Pull | No pull-up and no pull-down | Very High * | |
| | PA12 | SPI1_MOSI | Alternate Function Push Pull | No pull-up and no pull-down | Very High * | |
| SYS | PA13 (JTMS-SWDIO) | SYS_JTMS-SWDIO | n/a | n/a | n/a | SWDIO |
| | PA14 (JTCK-SWCLK) | SYS_JTCK-SWCLK | n/a | n/a | n/a | SWCLK |
| USART2 | PA2 | USART2_TX | Alternate Function Push Pull | No pull-up and no pull-down | Very High * | VCP_TX |
| | PA15 (JTDI) | USART2_RX | Alternate Function Push Pull | No pull-up and no pull-down | Very High * | VCP_RX |
| GPIO | PB3 (JTDO-TRACESWO) | GPIO_Output | Output Push Pull | No pull-up and no pull-down | Low | LD3 [Green] |
| | PB4 (NJTRST) | GPIO_Output | Output Push Pull | No pull-up and no pull-down | Low | SSD1331_CS |
| | PB5 | GPIO_Output | Output Push Pull | No pull-up and no pull-down | Low | SSD1331_DC |
| | PB6 | GPIO_Output | Output Push Pull | No pull-up and no pull-down | Low | SSD1331_RES |

3.2. DMA configuration

nothing configured in DMA service

3.3. NVIC configuration

3.3.1. NVIC

| Interrupt Table | Enable | Preenmption Priority | SubPriority |
|--|--------|----------------------|-------------|
| Non maskable interrupt | true | 0 | 0 |
| Hard fault interrupt | true | 0 | 0 |
| Memory management fault | true | 0 | 0 |
| Prefetch fault, memory access fault | true | 0 | 0 |
| Undefined instruction or illegal state | true | 0 | 0 |
| System service call via SWI instruction | true | 0 | 0 |
| Debug monitor | true | 0 | 0 |
| Pendable request for system service | true | 0 | 0 |
| System tick timer | true | 0 | 0 |
| PVD/PVM1/PVM2/PVM3/PVM4 interrupts through EXTI lines 16/35/36/37/38 | unused | | |
| Flash global interrupt | unused | | |
| RCC global interrupt | unused | | |
| ADC1 global interrupt | unused | | |
| TIM1 break interrupt and TIM15 global interrupt | unused | | |
| TIM1 update interrupt and TIM16 global interrupt | unused | | |
| TIM1 trigger and commutation interrupts | unused | | |
| TIM1 capture compare interrupt | unused | | |
| SPI1 global interrupt | unused | | |
| USART2 global interrupt | unused | | |
| FPU global interrupt | unused | | |

3.3.2. NVIC Code generation

| Enabled interrupt Table | Select for init sequence ordering | Generate IRQ handler | Call HAL handler |
|---|-----------------------------------|----------------------|------------------|
| Non maskable interrupt | false | true | false |
| Hard fault interrupt | false | true | false |
| Memory management fault | false | true | false |
| Prefetch fault, memory access fault | false | true | false |
| Undefined instruction or illegal state | false | true | false |
| System service call via SWI instruction | false | true | false |
| Debug monitor | false | true | false |
| Pendable request for system service | false | true | false |
| System tick timer | false | true | true |

*** User modified value**

4. System Views

4.1. Category view

4.1.1. Current

| Middleware | | | | | | |
|-------------|--------|--------|--------------|------------|----------|-----------|
| System Core | Analog | Timers | Connectivity | Multimedia | Security | Computing |
| DMA | ADC1 ✓ | TIM1 ✓ | SPI1 ✓ | | | |
| GPIO ✓ | | | USART2 ✓ | | | |
| NVIC ✓ | | | | | | |
| RCC ✓ | | | | | | |
| SYS ✓ | | | | | | |

5. Docs & Resources

| Type | Link |
|------|------|
|------|------|