```
library ieee;
use ieee.std_logic_1164.all;
 1
       use ieee numeric_std all;
 4
 6
       entity moduldac_wrap is
 7
 8
       port (
10
                                                 std_logic := '1';
std_logic := '0';
                o_clock_dac
                                      : out
                                                std_logic = 1
11
                                      : out
                o_data_dac
12
                                                 std_logic := '1'
                o_sync_dac
                                      : out
                                                                    '1'
                                                 std_logic
std_logic
13
                o_ldac_dac
                                         out
                                                               := '1'
14
15
                o_clr_dac
                                       : out
                i_clk
                                       : in
                                                 std_logic
16
17
                                                               :=
                i_rst
                                       : in
                                                 std_logic
                i_update
                                         in
                                                 std_logic
                                                               :=
18
                i_data_att1_dac: in std_logic_vector(11 downto 0) := (others=> '0');
                i_data_att2_dac: in std_logic_vector(11 downto 0) := (others=> '0');
i_data_maam_i : in std_logic_vector(11 downto 0) := (others=> '0');
i_data_maam_g : in std_logic_vector(11 downto 0) := (others=> '0');
i_channel : in std_logic_vector(2 downto 0) := (others=> '0')
<u>1</u>9
20
21
22
23
24
25
26
27
28
29
       );
       end moduldac_wrap;
       architecture beexam of moduldac_wrap is
30
       type State_type is (init_outrange,outrange_wait,init_powcont,powcont_wait,init_powcont_2,
powcont_wait_2,init_dac,init_cont,start_update,activ_signals);
31
32
33
            signal State : State_Type;
34
       signal start,data_dac,enable,done,mask_ldac,mask_update,update_all,init : std_logic := '0
35
       signal sync_dac,clock_dac,ldac
                                                                                                                   : std_logic := '1
       signal data, trn_data,data_A,data_B,data_C,data_D
std_logic_vector(23 downto 0) := (others=> '0');
36
37
       signal counter
                                                                                                                   : integer range 0
         to 1200 := 0;
       signal wrt
to 24 := 0;
38
                                                                                                                   : integer range 0
39
       signal num_ch
                                                                                                                   : integer range 0
         to 3 := 0
       signal c_data
downto 0) := (others=> '0');
40
                                                                                                                   : unsigned(4
41
       signal tx
                                                                                                                   : unsigned(1
       downto 0) := (others=> '0');
42
43
       begin
44546448955555555555556662346566666667772
            process (i_clk) begin
                                                                           -----, управление sync, counter, enable
                if rising_edge(i_clk) then
                     if (i_rst='1') then
                         counter <= 0;
                     else
                          --по start поднимаем enablee
                         --через 24 спада опускаем enable
                         if (counter = 105) then
  enable <='0';
elsif (start ='1') then
  enable <='1';</pre>
                                                                               --24 спада
                         end if;
                         --считаем такты, когда done нуль if (done='0') then
                         counter <= counter + 1;
elsif (done = '1') then</pre>
                              counter <= 0;</pre>
                         end if;
                         --управление sync
if (enable = '1') then
                                  if (counter = 10) then
    sync_dac <= '0';</pre>
```

```
end if:
                       else
                           sync_dac <= '1';</pre>
 75
                       end if,
 76
 78
                   end if;
 79
               end if;
 80
           end process;
 82
 83
           process (i_clk) begin
                                                                       -----yправление clock_dac
 84
85
               if rising_edge(i_clk) then
   if (i_rst='1') then
     clock_dac <= '1';</pre>
 86
 87
 88
                   else
                          (sync_dac = '1') then
clock_dac <= '1';</pre>
 89
 90
                       elsif (counter rem 2 = 0) and (counter >= 12) then
 91
 92
                           clock_dac <= NOT(clock_dac);</pre>
 93
                   end if;
 94
 95
               end if;
 96
           end process;
 97
 98
 99
           process (i_clk) begin
                                                                       -----write bites
100
               if rising_edge(i_clk) then
  if (i_rst='1') then
101
102
                       wrt <= 0;
done <= '0';
103
104
105
                       num_ch \ll 0;
106
                   else
107
                       if (start='1') then
108
                           done<='0';
109
110
                       end if;
                       if (enable = '1') and (counter=2) then if (update_all = '0') then
111
112
113
                               trn_data <= data;</pre>
                           else
                                  (num_ch=0) then
116
                                   trn_data <= data_A;</pre>
117
                               elsif (num_ch=1) then
118
                               trn_data <= data_B;
elsif (num_ch=2) then</pre>
                                   trn_data <= data_C;
                               elsif (num_ch=3) then
                                   trn_data <= data_D;</pre>
                               end if;
                           end if;
                       end if;
                       --управление done, обнуление wrt if (update_all='1') and (counter=108) and (num_ch<3) then
                           num_ch <= num_ch + 1;
done<='1';
130
                           wrt <= 0;
                       else
                               (counter=1124) and (mask_ldac='1') then
134
                               done<='1';
wrt <= 0;
                           elsif (counter=1110) and (mask_ldac='0') then
137
138
                               done<='1
139
                               wrt \ll 0;
140
                           end if;
                       end if;
141
                       --в data_dac передаем по 1 биту if (enable='1') and (counter=10+wrt*4) then
143
144
145
                           wrt <= wrt + 1;
146
                           data_dac <= trn_data(23);</pre>
                                                                                             --первый передаваемый
        бит = старший бит
147
                           trn_data <= trn_data(22 downto 0) & trn_data(23);</pre>
                       end if;
148
150
                       if (update_all='0') then
152
                           num_ch \ll 0;
```

```
end if:
153
154
155
                      end if;
156
                  end if;
             end process;
             process (i_clk) begin
                                                                                                -----state machine
160
                  if rising_edge(i_clk) then
  if (i_rst='1') then
162
                           State <= init_outrange;
ldac <= '1';
start <= '0';
mask_ldac <= '1';
164
168
                      else
170
                           case State is
171
172
173
                                --инициализация
174
                                when init_outrange =>
                                    if (start='1') then
  start <= '0';
  state <= outrange_wait;</pre>
175
176
177
178
                                         start <= '1'
179
                                         data <= "000011000000000000000011"; --for Output range select
180
         register
                                     end if;
182
183
                                when outrange_wait =>
                                     if (done='\overline{1}') then
184
                                         State <= init_powcont;</pre>
186
                                     end if;
187
188
                                when init_powcont =>
189
                                    if (start='1') then
  start <= '0';</pre>
190
191
192
                                         state <= powcont_wait;</pre>
193
                                         start <= '1'
                                         data <= "000100000000000000001111"; --for power control register
195
196
                                     end if;
197
                               when powcont_wait =>
   if (done='1') then
198
199
200
                                         State <= init_powcont_2;</pre>
                                     end if;
201
                                when init_powcont_2 =>
204
                                    if (start='1') then
  start <= '0';</pre>
205
206
                                         state <= powcont_wait_2;</pre>
208
209
                                         data <= "000100000000000000001111"; --for power control register
                                     end if;
                               when powcont_wait_2 =>
   if (done='1') then
                                         State <= init_dac;</pre>
                                     end if;
216
                                --заружаем значения по умолчанию в DAC A,B,C,D
                                when init_dac =>
220
                                    if (start='1') then
    update_all <= '1
    start <= '0';
    init <= '1';</pre>
                                         State <= activ_signals;
                                         mask_ldac <= '1';
start <= '1';
                                         data_A <= "000000001001100110100000"; --for DAC A register
data_B <= "0000001100110110100000"; --for DAC B register
data_C <= "0000001010111100010000"; --for DAC C register
data_D <= "000000110110011001100000"; --for DAC D register</pre>
232
```

```
end if:
234
                         --управление start при инициализации
                        when init_cont =>
                            if (start='1') then
  start <= '0';</pre>
                               State <= activ_signals;</pre>
                               start <= '1':
                            end if;
                        --конец инициализации
                         --обновление
                        when start_update =>
   if (i_update='1') then
                               mask_update <= '1';
                               case i_channel is
252
                                      when "000" =>
253
                                          data <= "00000" & i_channel & i_data_att1_dac & "0000" ;</pre>
254
       --for DAC A register
256
                                      when "001" =>
                                          data <= "00000" & i_channel & i_data_att2_dac & "0000" ;</pre>
       --for DAC B register
259
                                      when "010" =>
                                          data <= "00000" & i_channel & i_data_maam_i & "0000" ;
260
       --for DAC C register
261
                                      when "011"
262
                                          data <= "00000" & i_channel & i_data_maam_g & "0000";
263
       --for DAC D register
264
                                      when "100" =>
265
                                          update_all <= '1';
data_A <= "00000000" & i_data_att1_dac & "0000";
266
267
                                                                                                      --for
      DAC A register
                                          data_B <= "00000001" & i_data_att2_dac & "0000" ;</pre>
268
                                                                                                      --for
      DAC B register
                                          data_C <= "00000010" & i_data_maam_i & "0000" ;</pre>
269
                                                                                                      --for
      DAC C register
270
                                          data_D <= "00000011" & i_data_maam_g & "0000";</pre>
                                                                                                      --for
      DAC D register
272
                                      when others =>
273
                                          data <= (others=> '0');
274
                                   end case;
                            end if;
                            if (mask_update='1') then
                               if (start='1') then
start <= '0';
                                   State <= activ_signals;</pre>
                                   start <= '1';
mask_ldac <= '1';
                               end if;
                            end if;
                         -- управление ldac, init, mask_ldac
                        when activ_signals =>
                            --формирование стрба ldac
                               elsif (counter=123) then
  ldac <= '1';
elsif (counter=1124) then</pre>
293
                                   mask_ldac<='0'
                                   update_all <= '0';
init <= '0';
                               end if;
                            end if;
300
                            if (done='1') then
                               if (update_all = '0') then
                                   State <= start_update;</pre>
304
                                   mask_update<='0'</pre>
305
```