```
library ieee;
use ieee.std_logic_1164_all;
        use ieee.numeric_std.all;
 3
 4
 5
        entity moduldac_tb is
 6
        end moduldac_tb;
 7
 8
        architecture beexam of moduldac_tb is
 9
10
        component moduldac_wrap is
11
12
13
       port (
14
15
                 o_clock_dac
                                                 std_logic = '1'
                                        : out
                                                 std_logic := '0';
                 o_data_dac
                                        : out
16
17
                                       : out std_logic := '1';
: out std_logic := '1';
: out std_logic := '1';
                o_sync_dac
o_1dac_dac
18
                o_clr_dac
<u>1</u>9
                                                  std_logic := '0'
                 i_clk
                                        : in
                                                  std_logic := '0'
std_logic := '0'
20
21
22
23
24
25
26
27
28
29
31
33
34
35
36
37
38
39
                                       : in
                i_rst
                 i_update
                 i_data_att1_dac: in std_logic_vector(11 downto 0) := (others=> '0');
                i_data_att2_dac: in std_logic_vector(11 downto 0) := (others=> '0');
i_data_maam_i : in std_logic_vector(11 downto 0) := (others=> '0');
i_data_maam_g : in std_logic_vector(11 downto 0) := (others=> '0');
i_channel : in std_logic_vector(2 downto 0) := (others=> '0')
       );
        end component;
       begin
40
41
42
43
        data_init : process
        begin
        wait for 70000 ns;
44
45
        data_att1_dac <= "010101010101";</pre>
       data_att2_dac <= (others=> '0');
data_maam_i <= (others=> '0');
data_maam_g <= (others=> '0');
46
47
48
49
55
55
55
55
56
57
56
66
66
66
63
       wait for 17710 ns;
        data_att1_dac <= "1111111111111";</pre>
       wait for 80000 ns;
       data_att1_dac <= (others=> '0');
data_att2_dac <= (others=> '0');
data_maam_i <= (others=> '0');
data_maam_g <= "000011110000";</pre>
64
       wait for 100 ms;
65
66
67
68
69
70
71
72
73
74
75
76
77
78
        end process;
        clk_100mhz_init : process
              c1k_100_mhz <= '0';
              wait for 80 ns;
              loop
                    wait for 5 ns;
                          clk_100_mhz <= '1';
                    wait for 5 ns;
                          clk_100_mhz \ll 0';
              end loop;
        end process;
80
        update_init : process
```

:= '1'; := '1';

```
82
83
          begin
                update <= '0';</pre>
               wait for 70000 ns;
 84
 85
 86
                --loop
                    update <= '1';
wait for 10 ns;
    update <= '0';
wait for 17700 ns;
    update <= '1';</pre>
 87
 88
 89
 90
 91
                    wait for 10 ns;
  update <= '0';
wait for 700 ns;
  update <= '1';
wait for 10 ns;
  update <= '0';</pre>
 92
 93
94
 95
 96
 97
 98
 99
100
                wait for 100 ms;
--end loop;
101
102
103
          end process;
104
105
          channel_init : process
106
107
          begin
               channel <= "111";
wait for 70000 ns;
channel <= "000";
wait for 17710 ns;
channel <= "100";
wait for 80000 ns;
channel <= "011";
108
109
110
111
112
113
114
115
               wait for 12710 ms;
116
117
          end process;
118
119
          moduldac: moduldac_wrap
port map (
   i_clk => clk_100_mhz,
120
121
122
                i_update => update,
i_channel => channel
123
124
                i_data_att1_dac => data_att1_dac,
125
                i_data_att2_dac => data_att2_dac,
126
                i_data_maam_i => data_maam_i,
127
128
                i_data_maam_g => data_maam_g
129
          );
130
          end beexam;
131
```