





HELLOFPGA.COM Document Numbe <Doc> <Rev Wednesday, January 25, 2023 Sheet










<Rev






#### HELLOFPGA. COM







H	ח	М	Τ
	_		_

CLK	M19	
D0	L19	
D1	J20	
D2	G19	

# **UART**

ZYNQ	ТX	MI051
ZYNQ	RX	MI050

## **EEPROM**

SCL	MI052
SDA	MI053

# 50M CLOCK

CLK H16

#### KEY & LED

11111	طست م
KEY1	G18
KEY2	G17
LED1	к16
LED2	J16

### LCD 320X172

LCD	DC	J15	_
LCD	cs	н18	_
LCD	SCL	н17	_
LCD	SDA	F16	=
LCD	RES	G14	_
LCD	BLK	MI027	(PS

(LCD BLK : default high level by External pull-up resistance)

### HELLOFPGA. COM

# GigE phy

	_	_
ETH	TD0	B20
ETH	TD1	C20
ETH	TD2	D19
ETH	TD3	D20
ETH	TX_CTL	E19
ETH	TXC	A20
ETH	RD0	F17
ETH	RD1	E18
ETH	RD2	D18
ETH	RD3	B19
ETH	RX_CTL	E17
ETH	RXC	J18
ETH	MDIO	F20
ETH	MDC	F19