

Verilog HDL Design, Simulation & Synthesis of Fixed Priority Arbiter

Video Lecture Link



- ☐ What is an Arbiter?
- ☐ Applications/ Examples
- ☐ Advantages/Disadvantages
- ☐ Verilog HDL Design
- ☐ Synthesizing the Design
- ☐ Test Bench Design
- ☐ Analysing Simulation Waveforms




Figure #01: Shared Resource Access by 4 CPUs






Figure #02: Application of Arbiter in Accessing Shared Resource






Figure #03: Arbiter Block Diagram



Applications/Examples:

- 1. Accessing a memory location by multiple process
- 2. Routers where users are competing for a switch



Advantages and Disadvantages of Fixed Priority Arbiter

Advantage:

We can give preference to a particular requester

Disadvantage:

When a high priority requester keeps requesting frequently for a resource, it will result in **Starvation** of requesters with low priority

Note:

Solution for a Starvation free Arbiter: Round Robin Arbiter



Specification:

- 1. The arbiter takes 4 input requests and outputs a single grant in the form of ONE HOT
- 2. Priority of requests are REQ[3] > REQ[2] > REQ[1] > REQ[0]



Verilog HDL Design and Test-Bench Simulation:

We will be using **EDA Playground (https://www.edaplayground.com)** to design Fixed Priority Round Robin Arbiter in Verilog HDL.

Synthesis using Open Source Synthesis Tool: Yosys (Available in EDA Playgound)

Simulation using Open Source Simulation Tool: Riviera (Available in EDA Playground)

Verilog Project Link



If you find the video content valuable, Please do not forget to hit the



Also, please do subscribe and enable the notification to get notified for next such designs

I would appreciate your suggestions, any queries and any digital design you would like to understand starting from circuit to HDL design. Please write them down in the comment section !!!

Thank You!!!