

# Static Timing Analysis (STA)

*Lecture #10: Derivation of Setup & Hold Timing Equations,  
Maximum Operating Frequency*

*Video Lecture [Link](#)*

# Static Timing Analysis (STA) – Setup & Hold Equations

Something about Clock with respect to Timing Path – They (Timing Paths) are relative/synchronous to a clock

## Note:

- Data arrives at a start point relative to a clock
- Data gets captured at a end point relative to a clock
- Starting a new cycle, the clock signal resets the time at the register
- STA tool breaks all the timing paths at registers, so that each timing path has *one clock cycle* or *one clock period* as the timing goal (**Required Time**)

# Static Timing Analysis (STA) – Setup & Hold Equations

## Slack :

Slack = Required Time – Arrival Time (*For Setup*)

Slack = Arrival Time – Required Time (*For Hold*)

**Required Time** : Defined by the timing constraints like Clock Period

**Arrival Time** : When the signal actually arrives at a end point

## Note:

Positive Slack indicates that path Met timing constraint requirement, Negative Slack indicates that path did not Met timing requirements.

# Static Timing Analysis (STA) – Setup & Hold Equations


## Setup Requirement for Register-to-Register Path:

$$\text{Clk\_to\_Q [REG1]} + \text{Comb Delay} \leq \text{Clock Period} - T_{\text{setup}}[\text{REG2}]$$

Here, **Required Time** = Clock Period –  $T_{\text{setup}}[\text{REG2}]$

**Arrival Time** = Clk\_to\_Q [REG1] + Comb Delay

Hence, **Setup Slack** = Required Time – Arrival Time



# Static Timing Analysis (STA) – Setup & Hold Equations

## Hold Requirement for Register-to-Register Path:


$$\text{Clk\_to\_Q [REG1]} + \text{Comb Delay} \geq \text{Hold\_Check[0]} + T_{\text{hold}} [\text{REG2}]$$

Here, **Required Time** =  $\text{Hold\_Check[0]} + T_{\text{hold}} [\text{REG2}]$

**Arrival Time** =  $\text{Clk\_to\_Q [REG1]} + \text{Comb Delay}$


Hence, **Hold Slack** =  $\text{Arrival Time} - \text{Required Time}$

Note: Default Hold Check is at 0




# Static Timing Analysis (STA) – Setup & Hold Equations

*Input-to-Register Path:*




# Static Timing Analysis (STA) – Setup & Hold Equations

*Setup Requirement for Input-to-Register Path:*



# Static Timing Analysis (STA) – Setup & Hold Equations



$$\text{Required Time} = \text{Clock Period} - T_{\text{setup}} [\text{REG2}]$$

$$\text{Arrival Time} = \{ \text{Clk\_to\_Q}[\text{REG1}] + \text{Comb Logic 1 Delay} \} + \text{Comb Logic 2 Delay}$$


$$\text{Arrival Time} = \text{Input Delay} + \text{Comb Logic 2 Delay}$$

$$\text{Setup Slack} = \text{Required Time} - \text{Arrival Time}$$



# Static Timing Analysis (STA) – Setup & Hold Equations

## *Hold Requirement for Input-to-Register Path:*



$$\text{Required Time} = \text{Hold\_Check}[0] + T_{\text{hold}} [\text{REG2}]$$


$$\text{Arrival Time} = \{\text{Clk\_to\_Q}[\text{REG1}] + \text{Comb Logic 1 Delay}\} + \text{Comb Logic 2 Delay}$$

$$\text{Arrival Time} = \text{Input Delay} + \text{Comb Logic 2 Delay}$$

$$\text{Hold Slack} = \text{Arrival Time} - \text{Required Time}$$


# Static Timing Analysis (STA) – Setup & Hold Equations

*Setup Requirement for Register-to-Output Path:*



# Static Timing Analysis (STA) – Setup & Hold Equations

## Setup Requirement for Register-to-Output Path:



$$\text{Required Time} = \text{Clock Period} - T_{\text{setup}} [\text{REG2}]$$

$$\text{Arrival Time} = \text{Clk\_to\_Q} [\text{REG1}] + \text{Comb Logic 1 Delay} + \text{Comb Logic 2 Delay}$$

$$\text{Arrival Time} = \text{Clk\_to\_Q} [\text{REG1}] + \text{Comb Logic 1 Delay} + \text{Output Delay}$$

$$\text{Setup Slack} = \text{Required Time} - \text{Arrival Time}$$

***Hold Requirement for Register-to-Output Path:***




$$\text{Arrival Time} = \text{Clk\_to\_Q [REG1]} + \text{Comb Logic 1 Delay} + \textbf{Output Delay}$$

**Setup Slack** = Arrival Time – Required Time

# Static Timing Analysis (STA) – Setup & Hold Equations

*Input – to – Output Path Timing Requirements:*



There is no clock defined for combinational paths. So, we need to use either a virtual clock or set path delays to constrain input to output paths

Using Virtual Clock or Dummy Clock –

$$\text{Slack} = \text{Clock Period} - \text{Input Delay} - \text{Output Delay} - \text{Comb Logic Delay}$$

**Note:** Input Delay and Output Delay are set with respect to a Clock

# Static Timing Analysis (STA) – Setup & Hold (Summary)

**1) For setup constraints, the data has to be propagate fast enough to be captured by the next clock edge.**

- This sets our *maximum frequency*
- If we have setup failures, we can always just *slow down the clock*

**2) For Hold constraints the data path delay has to be long enough so it is not accidentally captured by the same clock edge**

- This is *independent of the clock period*
- If there is hold failure, you can *throw your chip away!!!*

# Static Timing Analysis (STA) – Maximum Operating Frequency

## Maximum Operating Frequency:

$$\text{Clk\_to\_Q [REG1]} + \text{Comb Delay} \leq \text{Clock Period} - T_{\text{setup}}[\text{REG2}] \quad \{\text{Setup Equation}\}$$

$$\text{Clock Period (T)} \geq \text{Clk\_to\_Q[REG1]} + \text{Comb Delay} + T_{\text{setup}}(\text{REG2})$$

$$\text{So, Minimum Clock Period (T)} = \text{Clk\_to\_Q[REG1]} + \text{Comb Delay} + T_{\text{setup}}(\text{REG2})$$

$$\text{Hence, Maximum Clock Frequency} = 1/T$$

## Best Free VLSI Content

1. Verilog HDL Crash Course – [Link](#)
2. Static Timing Analysis (STA) – Theory Concepts – [Link](#)
3. Static Timing Analysis (STA) – Practice/Interview Questions – [Link](#)
4. Low Power VLSI Design – Theory Concepts – [Link](#)
5. Low Power VLSI Design (LPVLSI) – Practice/Interview Questions – [Link](#)
6. Digital ASIC Design Verilog Projects – [Link](#)

Please Like, Comment, Share & Subscribe [My Channel](#) in Order to Reach Out the Content to a Larger Audience.

Thanks !!