


# Static Timing Analysis (STA)

*Lecture #11: Setup & Hold Timing Equations Summary & Maximum Operating Frequency*

*Video Lecture [Link](#)*

# Static Timing Analysis (STA) – Setup & Hold (Summary)



# Static Timing Analysis (STA) – Setup & Hold (Summary)

**1) For setup constraints, the data has to be propagate fast enough to be captured by the next clock edge.**

- This sets our *maximum frequency*
- If we have setup failures, we can always just *slow down the clock*

**2) For Hold constraints the data path delay has to be long enough so it is not accidentally captured by the same clock edge**

- This is *independent of the clock period*
- If there is hold failure, you can *throw your chip away!!!*

# Static Timing Analysis (STA) – Maximum Operating Frequency

## Maximum Operating Frequency:

$$\text{Clk\_to\_Q [REG1]} + \text{Comb Delay} \leq \text{Clock Period} - T_{\text{setup}}[\text{REG2}] \quad \{\text{Setup Equation}\}$$

$$\text{Clock Period (T)} \geq \text{Clk\_to\_Q[REG1]} + \text{Comb Delay} + T_{\text{setup}}(\text{REG2})$$

$$\text{So, Minimum Clock Period (T)} = \text{Clk\_to\_Q[REG1]} + \text{Comb Delay} + T_{\text{setup}}(\text{REG2})$$

$$\text{Hence, Maximum Clock Frequency} = 1/T$$

## Best Free VLSI Content

1. Verilog HDL Crash Course – [Link](#)
2. Static Timing Analysis (STA) – Theory Concepts – [Link](#)
3. Static Timing Analysis (STA) – Practice/Interview Questions – [Link](#)
4. Low Power VLSI Design – Theory Concepts – [Link](#)
5. Low Power VLSI Design (LPVLSI) – Practice/Interview Questions – [Link](#)
6. Digital ASIC Design Verilog Projects – [Link](#)

Please Like, Comment, Share & Subscribe [My Channel](#) in Order to Reach Out the Content to a Larger Audience.

Thanks !!