

# Static Timing Analysis (STA)

Lecture #06: Characteristics of Timing Arc (Part #03) - Slew

Video Lecture Link



### **Characteristics of Timing Arc:**


- 1) Delay
- 2) Unateness
- 3) Slew



#### 3) *Slew:*

- Transition delay is defined as the time taken by signal to rise from 20% to the 80% of its maximum value. This is known as "rise time".
- Transition delay is typically measured in nanoseconds
- Slew is the rate of transition measured in Volts/Nanoseconds
- Similarly "fall time" can be defined as the time taken by a signal to fall from 80% to the 20% of its maximum value.
- This transition time used for delay calculations are based on the timing library (.lib files).







### How STA tool Calculates Input Transition Time Using Slew:

STA tool use the slew threshold values from the library to calculate the transition time.

For example STA tool calculates the rise time using slew\_lower\_threshold\_pct\_rise of 20% and slew\_upper\_threshold\_pct\_rise of 80%

Similarly, fall threshold values for fall time



The graph below shows transition time being measure from 80% to 20% of the falling signal for the fall transition time (aka fall slew), and from 20% to 80% for the rise transition time (aka rise slew)






#### Example - Slew Threshold

Slews are typically measured in a small voltage range (40-60%) to capture a more linear portion of the transition.

Example : Slew is measured as 0.10 at a range of 40-60% (20% swing). The library slew thresholds are 20 -80% (60% swing), then this slew is calculated as 0.10 \*(60/20) = 0.30



slew\_lower\_threshold\_pct\_rise: 20.00
slew\_upper\_threshold\_pct\_rise: 80.00
slew\_derate\_from\_library: 0.50
input\_threshold\_pct\_fall: 50.00
output\_threshold\_pct\_fall: 50.00
input\_threshold\_pct\_rise: 50.00
output\_threshold\_pct\_rise: 50.00
slew\_lower\_threshold\_pct\_fall: 30.00
slew\_upper\_threshold\_pct\_fall: 70.00



**Note:** STA tool reads the output transition time from the cell library and use it as the input transition time to the next cell in the path.

```
Example:
----- form timing lib
```

**Given:** Input rise transition = 0.10 and Output load = 0.010, Then Output transition time is 0.1200



#### **Best Free VLSI Content**

- 1. Verilog HDL Crash Course Link
- 2. Static Timing Analysis (STA) Theory Concepts Link
- 3. Static Timing Analysis (STA) Practice/Interview Questions Link
- 4. Low Power VLSI Design Theory Concepts <u>Link</u>
- 5. Low Power VLSI Design (LPVLSI) Practice/Interview Questions Link
- 6. Digital ASIC Design Verilog Projects Link

Please Like, Comment, Share & Subscribe My Channel in Order to Reach Out the Content to a Larger Audience.

Thanks !!