

# Static Timing Analysis (STA)

*Lecture #13: Effect of Clock Skew on Setup & Hold Timing Equations*

Video Lecture [Link](#)


# Static Timing Analysis (STA) – Setup & Hold Equations (with Clock Skew)

## Positive Clock Skew:

Both Clock and Data  
Flow in same direction

OR

Launch Clock Path Delay  
Is Less than Capture Clock  
Path Delay



# Static Timing Analysis (STA) – Setup & Hold Equations (with Clock Skew)

## Positive Clock Skew

Setup Equation:

$$\text{Clk\_to\_Q [REG1]} + \text{Comb Delay} \leq \text{Clock Period} + T_{\text{skew}} - T_{\text{setup}}[\text{REG2}]$$

$$\text{Clock Period} \geq \text{Clk\_to\_Q}[\text{REG1}] + \text{Comb Delay} + T_{\text{setup}}[\text{REG2}] - T_{\text{skew}}$$

$$\text{Here, Required Time} = \text{Clock Period} + T_{\text{skew}} - T_{\text{setup}}[\text{REG2}]$$

$$\text{Arrival Time} = \text{Clk\_to\_Q [REG1]} + \text{Comb Delay}$$

$$\text{Hence, Setup Slack} = \text{Required Time} - \text{Arrival Time}$$

**Note: Positive skew improves the performance( Setup)**

# Static Timing Analysis (STA) – Setup & Hold Equations (with Clock Skew)

## Positive Clock Skew

Hold Equation:

$$\text{Clk\_to\_Q [REG1]} + \text{Comb Delay} \geq \text{Hold\_Check[0]} + T_{\text{hold}} [\text{REG2}] + T_{\text{skew}}$$

Here, Required Time =  $\text{Hold\_Check[0]} + T_{\text{hold}} [\text{REG2}] + T_{\text{skew}}$

Arrival Time =  $\text{Clk\_to\_Q [REG1]} + \text{Comb Delay}$

Hence, Hold Slack = Arrival Time – Required Time

Note: Default Hold Check is at 0

**Note:** Positive skew improves the performance( $T_{\text{setup}}$ ) but makes it harder to meet hold requirements

# Static Timing Analysis (STA) – Setup & Hold Equations (with Clock Skew)


## Negative Clock Skew:

*Clock and Data*

*Flow in opposite direction*

*OR*

*Launch Clock Path Delay is  
Greater than Capture Clock  
Path*



# Static Timing Analysis (STA) – Setup & Hold Equations (with Clock Skew)

## Negative Clock Skew

**Note:**  $T_{\text{skew}}$  is  $< 0$

**Setup Equation:**

$$\text{Clk\_to\_Q [REG1]} + \text{Comb Delay} \leq \text{Clock Period} - T_{\text{skew}} - T_{\text{setup}}[\text{REG2}]$$

$$\text{Clock Period} \geq \text{Clk\_to\_Q[REG1]} + \text{Comb Delay} + T_{\text{setup}}[\text{REG2}] + T_{\text{skew}}$$

$$\text{Here, Required Time} = \text{Clock Period} - T_{\text{skew}} - T_{\text{setup}}[\text{REG2}]$$

$$\text{Arrival Time} = \text{Clk\_to\_Q [REG1]} + \text{Comb Delay}$$

$$\text{Hence, Setup Slack} = \text{Required Time} - \text{Arrival Time}$$

**Note: Negative Clock skew Degrades the performance of Design**

## Static Timing Analysis (STA) – Setup & Hold Equations (with Clock Skew)

### Negative Clock Skew:

**Note:**  $T_{\text{skew}}$  is  $< 0$

**Hold Equation:**

$$\text{Clk\_to\_Q [REG1]} + \text{Comb Delay} \geq \text{Hold\_Check[0]} + T_{\text{hold}} [\text{REG2}] - T_{\text{skew}}$$

$$\text{Here, Required Time} = \text{Hold\_Check[0]} + T_{\text{hold}} [\text{REG2}] - T_{\text{skew}}$$

$$\text{Arrival Time} = \text{Clk\_to\_Q [REG1]} + \text{Comb Delay}$$

$$\text{Hence, Hold Slack} = \text{Arrival Time} - \text{Required Time}$$

**Note:** Default Hold Check is at 0

**Note:** Negative Clock skew **Degrades** the performance( $T_{\text{setup}}$ ) but makes it **EASY** to meet hold requirements

## Best Free VLSI Content

1. Verilog HDL Crash Course – [Link](#)
2. Static Timing Analysis (STA) – Theory Concepts – [Link](#)
3. Static Timing Analysis (STA) – Practice/Interview Questions – [Link](#)
4. Low Power VLSI Design – Theory Concepts – [Link](#)
5. Low Power VLSI Design (LPVLSI) – Practice/Interview Questions – [Link](#)
6. Digital ASIC Design Verilog Projects – [Link](#)

Please Like, Comment, Share & Subscribe [My Channel](#) in Order to Reach Out the Content to a Larger Audience.

Thanks !!