


Static Timing Analysis (STA)

Lecture #16: Clock Gating Timing Checks

Video Lecture Link




AND Gate Based Clock Gating Circuit






AND Gate Based Clock Gating Circuit


To prevent any glitch being propagated to the output of AND gate based clock gating, the enable should toggle only when the clock is LOW !!!







OR Gate Based Clock Gating Circuit






OR Gate Based Clock Gating Circuit


To prevent any glitch being propagated to the output of OR gate based clock gating, the enable should toggle only when the clock is HIGH !!!








Latch Based Integrated Clock Gating Circuit








Setup: Minimum Time EN Should be Stable before the Latching Edge!!!







Best Free VLSI Content

- 1. Verilog HDL Crash Course Link
- 2. Static Timing Analysis (STA) Theory Concepts Link
- 3. Static Timing Analysis (STA) Practice/Interview Questions <u>Link</u>
- 4. Low Power VLSI Design Theory Concepts <u>Link</u>
- 5. Low Power VLSI Design (LPVLSI) Practice/Interview Questions Link
- 6. Digital ASIC Design Verilog Projects Link

Please Like, Comment, Share & Subscribe My Channel in Order to Reach Out the Content to a Larger Audience.

Thanks !!