

### RISC-V Supervisor Binary Interface Specification

RISC-V Platform Runtime Services Task Group

Version -v1.0.0-24-g4ef7c212a917, 2023-03-28: Draft

### **Table of Contents**

| Pr | eamble  | 1   |
|----|---|-----|
| Co | pyright and license information                         | 2   |
| Cł | nange Log   | 3   |
|    | Version 2.0-rc1   | 3   |
|    | Version 1.0.0   | 3   |
|    | Version 1.0-rc3   | 3   |
|    | Version 1.0-rc2   | 3   |
|    | Version 1.0-rc1   | 3   |
|    | Version 0.3.0   | 3   |
|    | Version 0.3-rc1   | 3   |
|    | Version 0.2   | . 4 |
| 1. | Introduction  | 5   |
| 2. | Terms and Abbreviations                                 | 7   |
| 3. | Binary Encoding   | 8   |
|    | 3.1. HART list parameter                                | 9   |
|    | 3.2. Shared memory physical address range parameter     | 9   |
| 4. | Base Extension (EID #0x10)                              | 10  |
|    | 4.1. Function: Get SBI specification version (FID #0).  | 10  |
|    | 4.2. Function: Get SBI implementation ID (FID #1)       | 10  |
|    | 4.3. Function: Get SBI implementation version (FID #2)  | 10  |
|    | 4.4. Function: Probe SBI extension (FID #3).            | 10  |
|    | 4.5. Function: Get machine vendor ID (FID #4)           | 10  |
|    | 4.6. Function: Get machine architecture ID (FID #5)     | 11  |
|    | 4.7. Function: Get machine implementation ID (FID #6)   | 11  |
|    | 4.8. Function Listing                                   | 11  |
|    | 4.9. SBI Implementation IDs                             | 11  |
| 5. | Legacy Extensions (EIDs #0x00 - #0x0F)                  | 12  |
|    | 5.1. Extension: Set Timer (EID #0x00)                   | 12  |
|    | 5.2. Extension: Console Putchar (EID #0x01)             | 12  |
|    | 5.3. Extension: Console Getchar (EID #0x02)             | 13  |
|    | 5.4. Extension: Clear IPI (EID #0x03)                   | 13  |
|    | 5.5. Extension: Send IPI (EID #0x04)                    | 13  |
|    | 5.6. Extension: Remote FENCE.I (EID #0x05)              | 13  |
|    | 5.7. Extension: Remote SFENCE.VMA (EID #0x06)           | 13  |
|    | 5.8. Extension: Remote SFENCE.VMA with ASID (EID #0x07) | 14  |
|    | 5.9. Extension: System Shutdown (EID #0x08)             | 14  |
|    | 5.10. Function Listing                                  | 14  |
| 6. | Timer Extension (EID #0x54494D45 "TIME")                | 16  |

| 6.1. Function: Set Timer (FID #0)                               |    |
|---|----|
| 6.2. Function Listing   |    |
| 7. IPI Extension (EID #0x735049 "sPI: s-mode IPI")              |    |
| 7.1. Function: Send IPI (FID #0).                               |    |
| 7.2. Function Listing   |    |
| 8. RFENCE Extension (EID #0x52464E43 "RFNC")                    |    |
| 8.1. Function: Remote FENCE.I (FID #0)                          |    |
| 8.2. Function: Remote SFENCE.VMA (FID #1)                       |    |
| 8.3. Function: Remote SFENCE.VMA with ASID (FID #2)             |    |
| 8.4. Function: Remote HFENCE.GVMA with VMID (FID #3)            |    |
| 8.5. Function: Remote HFENCE.GVMA (FID #4)                      |    |
| 8.6. Function: Remote HFENCE.VVMA with ASID (FID #5)            |    |
| 8.7. Function: Remote HFENCE.VVMA (FID #6)                      |    |
| 8.8. Function Listing   |    |
| 9. Hart State Management Extension (EID #0x48534D "HSM")        |    |
| 9.1. Function: HART start (FID #0)                              |    |
| 9.2. Function: HART stop (FID #1)                               |    |
| 9.3. Function: HART get status (FID #2)                         |    |
| 9.4. Function: HART suspend (FID #3)                            |    |
| 9.5. Function Listing   |    |
| 10. System Reset Extension (EID #0x53525354 "SRST")             |    |
| 10.1. Function: System reset (FID #0)                           |    |
| 10.2. Function Listing  |    |
| 11. Performance Monitoring Unit Extension (EID #0x504D55 "PMU") |    |
| 11.1. Event: Hardware general events (Type #0)                  |    |
| 11.2. Event: Hardware cache events (Type #1)                    |    |
| 11.3. Event: Hardware raw events (Type #2).                     |    |
| 11.4. Event: Firmware events (Type #15)                         |    |
| 11.5. Function: Get number of counters (FID #0)                 |    |
| 11.6. Function: Get details of a counter (FID #1).              |    |
| 11.7. Function: Find and configure a matching counter (FID #2)  |    |
| 11.8. Function: Start a set of counters (FID #3)                |    |
| 11.9. Function: Stop a set of counters (FID #4)                 |    |
| 11.10. Function: Read a firmware counter (FID #5)               |    |
| 11.11. Function: Read a firmware counter high bits (FID #6)     |    |
| 11.12. Function Listing   |    |
| 12. Debug Console Extension (EID #0x4442434E "DBCN")            |    |
| 12.1. Function: Console Write (FID #0)                          | 40 |
| 12.2. Function: Console Read (FID #1)                           | 41 |
| 12.3. Function: Console Write Byte (FID #2)                     | 41 |
| 12.4. Function Listing  |    |

| 13. SBI System Suspend Extension (EID #0x53555350 "SUSP")                  | 43 |
|--|----|
| 13.1. Function: System Suspend (FID #0)                                    | 43 |
| 13.2. Function Listing   | 45 |
| 14. CPPC Extension (EID #0x43505043 "CPPC")                                | 46 |
| 14.1. Function: Probe CPPC register (FID #0).                              | 48 |
| 14.2. Function: Read CPPC register (FID #1).                               | 48 |
| 14.3. Function: Read CPPC register high bits(FID #2)                       | 48 |
| 14.4. Function: Write to CPPC register (FID #3)                            | 49 |
| 14.5. Function Listing   | 49 |
| 15. Experimental SBI Extension Space (EIDs #0x08000000 - #0x08FFFFFF)      | 51 |
| 16. Vendor-Specific SBI Extension Space (EIDs #0x09000000 - #0x09FFFFFF)   | 52 |
| 17. Firmware Specific SBI Extension Space (EIDs #0x0A000000 - #0x0AFFFFFF) | 53 |
|  |    |

#### **Preamble**



This document is in the Development state

Assume everything can change but backward compatibility with perviously ratified specification will be maintained.

### Copyright and license information

This RISC-V SBI specification is © 2022 RISC-V International.

It is licensed under the Creative Commons Attribution 4.0 International License (CC-BY 4.0). The full license text is available at creativecommons.org/licenses/by/4.0/.

#### **Change Log**

#### Version 2.0-rc1

- Added common description for shared memory physical address range parameter
- Added SBI debug console extension
- Relaxed the counter width requirement on SBI PMU firmware counters
- Added sbi\_pmu\_counter\_fw\_read\_hi() in SBI PMU extension
- Reserved space for SBI implementation specific firmware events
- Added SBI system suspend extension
- Added SBI CPPC extension

#### Version 1.0.0

• Updated the version for ratification

#### Version 1.0-rc3

- Updated the calling convention
- Fixed a typo in PMU extension
- · Added a abbreviation table

#### Version 1.0-rc2

- Update to RISC-V formatting
- Improved the introduction
- Removed all references to RV32

#### Version 1.0-rc1

A typo fix

#### Version 0.3.0

- Few typo fixes
- Updated the LICENSE with detailed text instead of a hyperlink

#### Version 0.3-rc1

· Improved document styling and naming conventions

- Added SBI system reset extension
- Improved SBI introduction section
- Improved documentation of SBI hart state management extension
- Added suspend function to SBI hart state management extension
- Added performance monitoring unit extension
- Clarified that an SBI extension shall not be partially implemented

#### **Version 0.2**

• The entire v0.1 SBI has been moved to the legacy extension, which is now an optional extension. This is technically a backwards-incompatible change because the legacy extension is optional and v0.1 of the SBI doesn't allow probing, but it's as good as we can do.

#### **Chapter 1. Introduction**

This specification describes the RISC-V Supervisor Binary Interface, known from here on as SBI. The SBI allows supervisor-mode (S-mode or VS-mode) software to be portable across all RISC-V implementations by defining an abstraction for platform (or hypervisor) specific functionality. The design of the SBI follows the general RISC-V philosophy of having a small core along with a set of optional modular extensions.

SBI extensions as whole are optional but they shall not be partially implemented. If sbi\_probe\_extension() signals that an extension is available, all functions present in the SBI version reported by sbi\_get\_spec\_version() must conform to that version of the SBI specification.

The higher privilege software providing SBI interface to the supervisor-mode software is referred as an SBI implementation or Supervisor Execution Environment (SEE). An SBI implementation (or SEE) can be platform runtime firmware executing in machine-mode (M-mode) (see below Figure 1) or it can be some hypervisor executing in hypervisor-mode (HS-mode) (see below Figure 2).




Figure 1. RISC-V System without H-extension




Figure 2. RISC-V System with H-extension

The SBI specification doesn't specify any method for hardware discovery. The supervisor software

| must rely on the other industry standard hardware discovery methods (i.e. Device Tree or ACPI) for that. |
|--|
|  |
|  |
|  |
|  |
|  |
|  |
|  |
|  |
|  |
|  |
|  |
|  |
|  |
|  |

### **Chapter 2. Terms and Abbreviations**

This specification uses the following terms and abbreviations:

| Term | Meaning  |
|------|--|
| ACPI | Advanced Configuration and Power Interface     |
| ASID | Address Space Identifier                       |
| BMC  | Baseboard Management Controller                |
| CPPC | Collaborative Processor Performance<br>Control |
| EID  | Extension ID                                   |
| FID  | Function ID                                    |
| HSM  | Hart State Management                          |
| IPI  | Inter Processor Interrupt                      |
| PMU  | Performance Monitoring Unit                    |
| SBI  | Supervisor Binary Interface                    |
| SEE  | Supervisor Execution Environment               |
| VMID | Virtual Machine Identifier                     |

#### Chapter 3. Binary Encoding

All SBI functions share a single binary encoding, which facilitates the mixing of SBI extensions. The SBI specification follows the below calling convention.

- An ECALL is used as the control transfer instruction between the supervisor and the SEE.
- a7 encodes the SBI extension ID (EID),
- a6 encodes the SBI function ID (**FID**) for a given extension ID encoded in a7 for any SBI extension defined in or after SBI v0.2.
- All registers except a0 & a1 must be preserved across an SBI call by the callee.
- SBI functions must return a pair of values in a0 and a1, with a0 returning an error code. This is analogous to returning the C structure

```
struct sbiret {
   long error;
   long value;
};
```

In the name of compatibility, SBI extension IDs (**EIDs**) and SBI function IDs (**FIDs**) are encoded as signed 32-bit integers. When passed in registers these follow the standard above calling convention rules.

The Table 1 below provides a list of Standard SBI error codes.

Table 1. Standard SBI Errors

| Error Type                | Value |
|---------------------------|-------|
| SBI_SUCCESS               | 0     |
| SBI_ERR_FAILED            | -1    |
| SBI_ERR_NOT_SUPPORTED     | -2    |
| SBI_ERR_INVALID_PARAM     | -3    |
| SBI_ERR_DENIED            | -4    |
| SBI_ERR_INVALID_ADDRESS   | -5    |
| SBI_ERR_ALREADY_AVAILABLE | -6    |
| SBI_ERR_ALREADY_STARTED   | -7    |
| SBI_ERR_ALREADY_STOPPED   | -8    |

An ECALL with an unsupported SBI extension ID (EID) or an unsupported SBI function ID (FID) must return the error code SBI\_ERR\_NOT\_SUPPORTED.

Every SBI function should prefer unsigned long as the data type. It keeps the specification simple and easily adaptable for all RISC-V ISA types. In case the data is defined as 32bit wide, higher privilege software must ensure that it only uses 32 bit data only.

#### 3.1. HART list parameter

If an SBI function needs to pass a list of harts to the higher privilege mode, it must use a hart mask as defined below. This is applicable to any extensions defined in or after v0.2.

Any function, requiring a hart mask, need to pass following two arguments.

- unsigned long hart\_mask is a scalar bit-vector containing hartids
- unsigned long hart\_mask\_base is the starting hartid from which bit-vector must be computed.

In a single SBI function call, maximum number harts that can be set is always XLEN. If a lower privilege mode needs to pass information about more than XLEN harts, it should invoke multiple instances of the SBI function call. hart\_mask\_base can be set to -1 to indicate that hart\_mask can be ignored and all available harts must be considered.

Any function using hart mask may return error values listed in the Table 2 below which are in addition to function specific error values.

Table 2. HART Mask Errors

| Error code            | Description  |  |
|-----------------------|--|--|
| SBI_ERR_INVALID_PARAM | Either hart_mask_base, or at least one hartid from             |  |
|                       | hart_mask, is not valid, i.e. either the hartid is not enabled |  |
|                       | by the platform or is not available to the supervisor.         |  |

#### 3.2. Shared memory physical address range parameter

If an SBI function needs to pass a shared memory physical address range to the SBI implementation (or higher privilege mode), then this physical memory address range MUST satisfy the following requirements:

- The SBI implementation MUST check that the supervisor-mode software is allowed to access the specified physical memory range with the access type requested (read and/or write).
- The SBI implementation MUST access the specified physical memory range using the PMA attributes. **NOTE:** If the supervisor-mode software accesses the same physical memory range using a memory type different than the PMA, then a loss of coherence or unexpected memory ordering may occur. The invoking software should follow the rules and sequences defined in the RISC-V Sypbmt specification to prevent the loss of coherence and memory ordering.
- The data in the shared memory MUST follow little-endian byte ordering.

It is recommended that a memory physical address passed to an SBI function should use at least two unsigned long parameters to support platforms which have memory physical addresses wider than XLEN bits.

#### Chapter 4. Base Extension (EID #0x10)

The base extension is designed to be as small as possible. As such, it only contains functionality for probing which SBI extensions are available and for querying the version of the SBI. All functions in the base extension must be supported by all SBI implementations, so there are no error returns defined.

#### 4.1. Function: Get SBI specification version (FID #0)

```
struct sbiret sbi_get_spec_version(void);
```

Returns the current SBI specification version. This function must always succeed. The minor number of the SBI specification is encoded in the low 24 bits, with the major number encoded in the next 7 bits. Bit 31 must be 0 and is reserved for future expansion.

#### 4.2. Function: Get SBI implementation ID (FID #1)

```
struct sbiret sbi_get_impl_id(void);
```

Returns the current SBI implementation ID, which is different for every SBI implementation. It is intended that this implementation ID allows software to probe for SBI implementation quirks.

#### 4.3. Function: Get SBI implementation version (FID #2)

```
struct sbiret sbi_get_impl_version(void);
```

Returns the current SBI implementation version. The encoding of this version number is specific to the SBI implementation.

#### 4.4. Function: Probe SBI extension (FID #3)

```
struct sbiret sbi_probe_extension(long extension_id);
```

Returns 0 if the given SBI extension ID (EID) is not available, or 1 if it is available unless defined as any other non-zero value by the implementation.

#### 4.5. Function: Get machine vendor ID (FID #4)

```
struct sbiret sbi_get_mvendorid(void);
```

Return a value that is legal for the mvendorid CSR and 0 is always a legal value for this CSR.

#### 4.6. Function: Get machine architecture ID (FID #5)

```
struct sbiret sbi_get_marchid(void);
```

Return a value that is legal for the marchid CSR and 0 is always a legal value for this CSR.

#### 4.7. Function: Get machine implementation ID (FID #6)

```
struct sbiret sbi_get_mimpid(void);
```

Return a value that is legal for the mimpid CSR and 0 is always a legal value for this CSR.

#### 4.8. Function Listing

Table 3. Base Function List

| Function Name            | SBI Version | FID | EID  |
|--------------------------|-------------|-----|------|
| sbi_get_sbi_spec_version | 0.2         | 0   | 0x10 |
| sbi_get_sbi_impl_id      | 0.2         | 1   | 0x10 |
| sbi_get_sbi_impl_version | 0.2         | 2   | 0x10 |
| sbi_probe_extension      | 0.2         | 3   | 0x10 |
| sbi_get_mvendorid        | 0.2         | 4   | 0x10 |
| sbi_get_marchid          | 0.2         | 5   | 0x10 |
| sbi_get_mimpid           | 0.2         | 6   | 0x10 |

#### 4.9. SBI Implementation IDs

Table 4. SBI Implementation IDs

| Implementation ID | Name                       |
|-------------------|----------------------------|
| 0                 | Berkeley Boot Loader (BBL) |
| 1                 | OpenSBI                    |
| 2                 | Xvisor                     |
| 3                 | KVM                        |
| 4                 | RustSBI                    |
| 5                 | Diosix                     |
| 6                 | Coffer                     |

## Chapter 5. Legacy Extensions (EIDs #0x00 - #0x0F)

The legacy SBI extensions follow a slightly different calling convention as compared to the SBI v0.2 (or higher) specification where:

- The SBI function ID field in a6 register is ignored because these are encoded as multiple SBI extension IDs.
- Nothing is returned in a1 register.
- All registers except all must be preserved across an SBI call by the callee.
- The value returned in a0 register is SBI legacy extension specific.

The page and access faults taken by the SBI implementation while accessing memory on behalf of the supervisor are redirected back to the supervisor with sepc CSR pointing to the faulting ECALL instruction.

The legacy SBI extensions is deprecated in favor of the other extensions listed below. The legacy console SBI functions (sbi\_console\_getchar() and sbi\_console\_putchar()) are expected to be deprecated; they have no replacement.

#### 5.1. Extension: Set Timer (EID #0x00)

```
long sbi_set_timer(uint64_t stime_value)
```

Programs the clock for next event after **stime\_value** time. This function also clears the pending timer interrupt bit.

If the supervisor wishes to clear the timer interrupt without scheduling the next timer event, it can either request a timer interrupt infinitely far into the future (i.e., (uint64\_t)-1), or it can instead mask the timer interrupt by clearing sie.STIE CSR bit.

This SBI call returns 0 upon success or an implementation specific negative error code.

#### 5.2. Extension: Console Putchar (EID #0x01)

```
long sbi_console_putchar(int ch)
```

Write data present in **ch** to debug console.

Unlike sbi\_console\_getchar(), this SBI call will block if there remain any pending characters to be transmitted or if the receiving terminal is not yet ready to receive the byte. However, if the console doesn't exist at all, then the character is thrown away.

This SBI call returns 0 upon success or an implementation specific negative error code.

#### 5.3. Extension: Console Getchar (EID #0x02)

long sbi\_console\_getchar(void)

Read a byte from debug console.

The SBI call returns the byte on success, or -1 for failure.

#### 5.4. Extension: Clear IPI (EID #0x03)

long sbi\_clear\_ipi(void)

Clears the pending IPIs if any. The IPI is cleared only in the hart for which this SBI call is invoked. sbi\_clear\_ipi() is deprecated because S-mode code can clear sip.SSIP CSR bit directly.

This SBI call returns 0 if no IPI had been pending, or an implementation specific positive value if an IPI had been pending.

#### 5.5. Extension: Send IPI (EID #0x04)

long sbi\_send\_ipi(const unsigned long \*hart\_mask)

Send an inter-processor interrupt to all the harts defined in hart\_mask. Interprocessor interrupts manifest at the receiving harts as Supervisor Software Interrupts.

hart\_mask is a virtual address that points to a bit-vector of harts. The bit vector is represented as a sequence of unsigned longs whose length equals the number of harts in the system divided by the number of bits in an unsigned long, rounded up to the next integer.

This SBI call returns 0 upon success or an implementation specific negative error code.

#### 5.6. Extension: Remote FENCE.I (EID #0x05)

long sbi\_remote\_fence\_i(const unsigned long \*hart\_mask)

Instructs remote harts to execute FENCE.I instruction. The hart\_mask is same as described in sbi\_send\_ipi().

This SBI call returns 0 upon success or an implementation specific negative error code.

#### 5.7. Extension: Remote SFENCE.VMA (EID #0x06)

Instructs the remote harts to execute one or more SFENCE.VMA instructions, covering the range of virtual addresses between start and size.

This SBI call returns 0 upon success or an implementation specific negative error code.

### 5.8. Extension: Remote SFENCE.VMA with ASID (EID #0x07)

Instruct the remote harts to execute one or more SFENCE.VMA instructions, covering the range of virtual addresses between start and size. This covers only the given ASID.

This SBI call returns 0 upon success or an implementation specific negative error code.

#### 5.9. Extension: System Shutdown (EID #0x08)

```
void sbi_shutdown(void)
```

Puts all the harts to shutdown state from supervisor point of view.

This SBI call doesn't return irrespective whether it succeeds or fails.

#### 5.10. Function Listing

Table 5. Legacy Function List

| Function Name         | SBI Version | FID | EID  | Replacement EID |
|-----------------------|-------------|-----|------|-----------------|
| sbi_set_timer         | 0.1         | 0   | 0x00 | 0x54494D45      |
| sbi_console_putchar   | 0.1         | 0   | 0x01 | N/A             |
| sbi_console_getchar   | 0.1         | 0   | 0x02 | N/A             |
| sbi_clear_ipi         | 0.1         | 0   | 0x03 | N/A             |
| sbi_send_ipi          | 0.1         | 0   | 0x04 | 0x735049        |
| sbi_remote_fence_i    | 0.1         | 0   | 0x05 | 0x52464E43      |
| sbi_remote_sfence_vma | 0.1         | 0   | 0x06 | 0x52464E43      |

| Function Name              | SBI Version | FID | EID       | Replacement EID |
|----------------------------|-------------|-----|-----------|-----------------|
| sbi_remote_sfence_vma_asid | 0.1         | 0   | 0x07      | 0x52464E43      |
| sbi_shutdown               | 0.1         | 0   | 0x08      | 0x53525354      |
| RESERVED                   |             |     | 0x09-0x0F |                 |

# Chapter 6. Timer Extension (EID #0x54494D45 "TIME")

This replaces legacy timer extension (EID #0x00). It follows the new calling convention defined in v0.2.

#### 6.1. Function: Set Timer (FID #0)

```
struct sbiret sbi_set_timer(uint64_t stime_value)
```

Programs the clock for next event after **stime\_value** time. **stime\_value** is in absolute time. This function must clear the pending timer interrupt bit as well.

If the supervisor wishes to clear the timer interrupt without scheduling the next timer event, it can either request a timer interrupt infinitely far into the future (i.e., (uint64\_t)-1), or it can instead mask the timer interrupt by clearing sie.STIE CSR bit.

#### 6.2. Function Listing

Table 6. TIME Function List

| Function Name | SBI Version | FID | EID        |
|---------------|-------------|-----|------------|
| sbi_set_timer | 0.2         | 0   | 0x54494D45 |

# Chapter 7. IPI Extension (EID #0x735049 "sPI: s-mode IPI")

This extension replaces the legacy extension (EID #0x04). The other IPI related legacy extension(0x3) is deprecated now. All the functions in this extension follow the hart\_mask as defined in the binary encoding section.

#### 7.1. Function: Send IPI (FID #0)

Send an inter-processor interrupt to all the harts defined in hart\_mask. Interprocessor interrupts manifest at the receiving harts as the supervisor software interrupts.

The possible error codes returned in sbiret.error are shown in the Table 7 below.

Table 7. IPI Send Errors

| Error code  | Description  |
|-------------|--|
| SBI_SUCCESS | IPI was sent to all the targeted harts successfully. |

#### 7.2. Function Listing

Table 8. IPI Function List

| Function Name | SBI Version | FID | EID      |
|---------------|-------------|-----|----------|
| sbi_send_ipi  | 0.2         | 0   | 0x735049 |

# Chapter 8. RFENCE Extension (EID #0x52464E43 "RFNC")

This extension defines all remote fence related functions and replaces the legacy extensions (EIDs #0x05 - #0x07). All the functions follow the hart\_mask as defined in binary encoding section. Any function wishes to use range of addresses (i.e. start\_addr and size), have to abide by the below constraints on range parameters.

The remote fence function acts as a full TLB flush if

- start\_addr and size are both 0
- size is equal to 2^XLEN-1

#### 8.1. Function: Remote FENCE.I (FID #0)

Instructs remote harts to execute FENCE, I instruction.

The possible error codes returned in sbiret.error are shown in the Table 9 below.

Table 9. RFENCE Remote FENCE.I Errors

| Error code  | Description  |
|-------------|--|
| SBI_SUCCESS | IPI was sent to all the targeted harts successfully. |

#### 8.2. Function: Remote SFENCE.VMA (FID #1)

Instructs the remote harts to execute one or more SFENCE.VMA instructions, covering the range of virtual addresses between start and size.

The possible error codes returned in sbiret.error are shown in the Table 10 below.

Table 10. RFENCE Remote SFENCE.VMA Errors

| Error code              | Description  |
|-------------------------|--|
| SBI_SUCCESS             | IPI was sent to all the targeted harts successfully. |
| SBI_ERR_INVALID_ADDRESS | start_addr or size is not valid.                     |

#### 8.3. Function: Remote SFENCE.VMA with ASID (FID #2)

Instruct the remote harts to execute one or more SFENCE.VMA instructions, covering the range of virtual addresses between start and size. This covers only the given ASID.

The possible error codes returned in sbiret.error are shown in the Table 11 below.

Table 11. RFENCE Remote SFENCE.VMA with ASID Errors

| Error code              | Description  |
|-------------------------|--|
| SBI_SUCCESS             | IPI was sent to all the targeted harts successfully. |
| SBI_ERR_INVALID_ADDRESS | start_addr or size is not valid.                     |

### 8.4. Function: Remote HFENCE.GVMA with VMID (FID #3)

Instruct the remote harts to execute one or more HFENCE.GVMA instructions, covering the range of guest physical addresses between start and size only for the given VMID. This function call is only valid for harts implementing hypervisor extension.

The possible error codes returned in sbiret.error are shown in the Table 12 below.

Table 12. RFENCE Remote HFENCE.GVMA with VMID Errors

| Error code              | Description   |
|-------------------------|---|
| SBI_SUCCESS             | IPI was sent to all the targeted harts successfully.  |
| SBI_ERR_NOT_SUPPORTED   | This function is not supported as it is not implemented or one of the target hart doesn't support hypervisor extension. |
| SBI_ERR_INVALID_ADDRESS | start_addr or size is not valid.  |

#### 8.5. Function: Remote HFENCE.GVMA (FID #4)

Instruct the remote harts to execute one or more HFENCE.GVMA instructions, covering the range of guest physical addresses between start and size for all the guests. This function call is only valid for harts implementing hypervisor extension.

The possible error codes returned in sbiret.error are shown in the Table 13 below.

Table 13. RFENCE Remote HFENCE.GVMA Errors

| Error code              | Description   |
|-------------------------|---|
| SBI_SUCCESS             | IPI was sent to all the targeted harts successfully.  |
| SBI_ERR_NOT_SUPPORTED   | This function is not supported as it is not implemented or one of the target hart doesn't support hypervisor extension. |
| SBI_ERR_INVALID_ADDRESS | start_addr or size is not valid.  |

## 8.6. Function: Remote HFENCE.VVMA with ASID (FID #5)

Instruct the remote harts to execute one or more HFENCE.VVMA instructions, covering the range of guest virtual addresses between start and size for the given ASID and current VMID (in hgatp CSR) of calling hart. This function call is only valid for harts implementing hypervisor extension.

The possible error codes returned in sbiret.error are shown in the Table 14 below.

Table 14. RFENCE Remote HFENCE.VVMA with ASID Errors

| Error code            | Description   |
|-----------------------|---|
| SBI_SUCCESS           | IPI was sent to all the targeted harts successfully.  |
| SBI_ERR_NOT_SUPPORTED | This function is not supported as it is not implemented or one of the target hart doesn't support hypervisor extension. |

| Error code              | Description                      |
|-------------------------|----------------------------------|
| SBI_ERR_INVALID_ADDRESS | start_addr or size is not valid. |

#### 8.7. Function: Remote HFENCE.VVMA (FID #6)

Instruct the remote harts to execute one or more HFENCE.VVMA instructions, covering the range of guest virtual addresses between start and size for current VMID (in hgatp CSR) of calling hart. This function call is only valid for harts implementing hypervisor extension.

The possible error codes returned in sbiret.error are shown in the Table 15 below.

Table 15. RFENCE Remote HFENCE.VVMA Errors

| Error code              | Description   |
|-------------------------|---|
| SBI_SUCCESS             | IPI was sent to all the targeted harts successfully.  |
| SBI_ERR_NOT_SUPPORTED   | This function is not supported as it is not implemented or one of the target hart doesn't support hypervisor extension. |
| SBI_ERR_INVALID_ADDRESS | start_addr or size is not valid.  |

#### 8.8. Function Listing

Table 16. RFENCE Function List

| Function Name               | SBI Version | FID | EID        |
|-----------------------------|-------------|-----|------------|
| sbi_remote_fence_i          | 0.2         | 0   | 0x52464E43 |
| sbi_remote_sfence_vma       | 0.2         | 1   | 0x52464E43 |
| sbi_remote_sfence_vma_asid  | 0.2         | 2   | 0x52464E43 |
| sbi_remote_hfence_gvma_vmid | 0.2         | 3   | 0x52464E43 |
| sbi_remote_hfence_gvma      | 0.2         | 4   | 0x52464E43 |
| sbi_remote_hfence_vvma_asid | 0.2         | 5   | 0x52464E43 |
| sbi_remote_hfence_vvma      | 0.2         | 6   | 0x52464E43 |

# Chapter 9. Hart State Management Extension (EID #0x48534D "HSM")

The Hart State Management (HSM) Extension introduces a set of hart states and a set of functions which allow the supervisor-mode software to request a hart state change.

The Table 17 shown below describes all possible **HSM states** along with a unique **HSM state id** for each state:

Table 17. HSM Hart States

| State ID | State Name      | Description  |
|----------|-----------------|--|
| 0        | STARTED         | The hart is physically powered-up and executing normally.  |
| 1        | STOPPED         | The hart is not executing in supervisor-mode or any lower privilege mode. It is probably powered-down by the SBI implementation if the underlying platform has a mechanism to physically power-down harts.               |
| 2        | START_PENDING   | Some other hart has requested to start (or power-up) the hart from the <b>STOPPED</b> state and the SBI implementation is still working to get the hart in the <b>STARTED</b> state.                                     |
| 3        | STOP_PENDING    | The hart has requested to stop (or power-down) itself from the <b>STARTED</b> state and the SBI implementation is still working to get the hart in the <b>STOPPED</b> state.   |
| 4        | SUSPENDED       | This hart is in a platform specific suspend (or low power) state.  |
| 5        | SUSPEND_PENDING | The hart has requested to put itself in a platform specific low power state from the <b>STARTED</b> state and the SBI implementation is still working to get the hart in the platform specific <b>SUSPENDED</b> state.   |
| 6        | RESUME_PENDING  | An interrupt or platform specific hardware event has caused the hart to resume normal execution from the <b>SUSPENDED</b> state and the SBI implementation is still working to get the hart in the <b>STARTED</b> state. |

At any point in time, a hart should be in one of the above mentioned hart states. The hart state transitions by the SBI implementation should follow the state machine shown below in the Figure 3.




Figure 3. SBI HSM State Machine

A platform can have multiple harts grouped into hierarchical topology groups (namely cores, clusters, nodes, etc.) with separate platform specific low-power states for each hierarchical group. These platform specific low-power states of hierarchical topology groups can be represented as platform specific suspend states of a hart. An SBI implementation can utilize the suspend states of higher topology groups using one of the following approaches:

- Platform-coordinated: In this approach, when a hart becomes idle the supervisor-mode power-managment software will request deepest suspend state for the hart and higher topology groups. An SBI implementation should choose a suspend state at higher topology group which is:
  - a. Not deeper than the specified suspend state
  - b. Wake-up latency is not higher than the wake-up latency of the specified suspend state
- 2. **OS-inititated:** In this approach, the supervisor-mode power-managment software will directly request a suspend state for higher topology group after the last hart in that group becomes idle. When a hart becomes idle, the supervisor-mode power-managment software will always select suspend state for the hart itself but it will select a suspend state for a higher topology group only if the hart is the last running hart in the group. An SBI implementation should:
  - a. Never choose a suspend state for higher topology group different from the specified suspend state
  - b. Always prefer most recent suspend state requested for higher topology group

#### 9.1. Function: HART start (FID #0)

struct sbiret sbi\_hart\_start(unsigned long hartid,

### unsigned long start\_addr, unsigned long opaque)

Request the SBI implementation to start executing the target hart in supervisor-mode, at the address specified by start\_addr, with the specific register values described in Table 18.

Table 18. HSM Hart Start Register State

| Register Name                                     | Register Value |
|---|----------------|
| satp  | 0              |
| sstatus.SIE                                       | 0              |
| a0  | hartid         |
| a1 opaque parameter                               |                |
| All other registers remain in an undefined state. |                |

**NOTE:** A single <u>unsigned long</u> parameter is sufficient as <u>start\_addr</u>, because the hart will start execution in supervisor-mode with the MMU off, hence <u>start\_addr</u> must be less than XLEN bits wide.

This call is asynchronous—more specifically, the <code>sbi\_hart\_start()</code> may return before the target hart starts executing as long as the SBI implementation is capable of ensuring the return code is accurate. If the SBI implementation is a platform runtime firmware executing in machine-mode (M-mode), then it MUST configure any physical memory protection it supports, such as that defined by PMP, and other M-mode state, before transferring control to supervisor-mode software.

The hartid parameter specifies the target hart which is to be started.

The start\_addr parameter points to a runtime-specified physical address, where the hart can start executing in supervisor-mode.

The opaque parameter is an XLEN-bit value which will be set in the a1 register when the hart starts executing at start\_addr.

The possible error codes returned in sbiret.error are shown in the Table 19 below.

Table 19. HSM Hart Start Errors

| Error code              | Description  |
|-------------------------|--|
| SBI_SUCCESS             | Hart was previously in stopped state. It will start executing from start_addr.   |
| SBI_ERR_INVALID_ADDRESS | <ul> <li>start_addr is not valid, possibly due to the following reasons:</li> <li>* It is not a valid physical address.</li> <li>* Executable access to the address is prohibited by a physical memory protection mechanism or H-extension G-stage for supervisor-mode.</li> </ul> |
| SBI_ERR_INVALID_PARAM   | hartid is not a valid hartid as the corresponding hart cannot be started in supervisor mode.   |

| Error code                | Description   |
|---------------------------|---|
| SBI_ERR_ALREADY_AVAILABLE | The given hartid is already started.                      |
| SBI_ERR_FAILED            | The start request failed for unspecified or unknown other |
|                           | reasons.  |

#### 9.2. Function: HART stop (FID #1)

struct sbiret sbi\_hart\_stop(void)

Request the SBI implementation to stop executing the calling hart in supervisor-mode and return its ownership to the SBI implementation. This call is not expected to return under normal conditions. The sbi\_hart\_stop() must be called with supervisor-mode interrupts disabled.

The possible error codes returned in sbiret.error are shown in the Table 20 below.

Table 20. HSM Hart Stop Errors

| Error code     | Description                                  |
|----------------|--|
| SBI_ERR_FAILED | Failed to stop execution of the current hart |

#### 9.3. Function: HART get status (FID #2)

struct sbiret sbi\_hart\_get\_status(unsigned long hartid)

Get the current status (or HSM state id) of the given hart in sbiret.value, or an error through sbiret.error.

The hartid parameter specifies the target hart for which status is required.

The possible status (or HSM state id) values returned in sbiret.value are described in Table 17.

The possible error codes returned in sbiret.error are shown in the Table 21 below.

Table 21. HSM Hart Get Status Errors

| Error code            | Description                    |
|-----------------------|--------------------------------|
| SBI_ERR_INVALID_PARAM | The given hartid is not valid. |

The harts may transition HSM states at any time due to any concurrent sbi\_hart\_start() or sbi\_hart\_stop() or sbi\_hart\_suspend() calls, the return value from this function may not represent the actual state of the hart at the time of return value verification.

#### 9.4. Function: HART suspend (FID #3)

Request the SBI implementation to put the calling hart in a platform specific suspend (or low power) state specified by the suspend\_type parameter. The hart will automatically come out of suspended state and resume normal execution when it receives an interrupt or platform specific hardware event.

The platform specific suspend states for a hart can be either retentive or non-retentive in nature. A retentive suspend state will preserve hart register and CSR values for all privilege modes whereas a non-retentive suspend state will not preserve hart register and CSR values.

Resuming from a retentive suspend state is straight forward and the supervisor-mode software will see SBI suspend call return without any failures. The resume\_addr parameter is unused during retentive suspend.

Resuming from a non-retentive suspend state is relatively more involved and requires software to restore various hart registers and CSRs for all privilege modes. Upon resuming from non-retentive suspend state, the hart will jump to supervisor-mode at address specified by resume\_addr with specific registers values described in the Table 22 below.

| Register Name                                     | Register Value |
|---|----------------|
| satp  | 0              |
| sstatus.SIE                                       | 0              |
| a0  | hartid         |
| a1 opaque parameter                               |                |
| All other registers remain in an undefined state. |                |

**NOTE:** A single unsigned long parameter is sufficient for resume\_addr, because the hart will resume execution in supervisor-mode with the MMU off, hence resume\_addr must be less than XLEN bits wide.

The suspend\_type parameter is 32 bits wide and the possible values are shown in Table 23 below.

Table 23. HSM Hart Suspend Types

| Value                  | Description                         |
|------------------------|-------------------------------------|
| 0x00000000             | Default retentive suspend           |
| 0x00000001 - 0x0FFFFFF | Reserved for future use             |
| 0x10000000 - 0x7FFFFFF | Platform specific retentive suspend |
| 0x80000000             | Default non-retentive suspend       |
| 0x80000001 - 0x8FFFFFF | Reserved for future use             |

| Value                   | Description                             |
|-------------------------|---|
| 0x90000000 - 0xffffffff | Platform specific non-retentive suspend |
| > 0xFFFFFFF             | Reserved                                |

The resume\_addr parameter points to a runtime-specified physical address, where the hart can resume execution in supervisor-mode after a non-retentive suspend.

The opaque parameter is an XLEN-bit value which will be set in the a1 register when the hart resumes execution at resume\_addr after a non-retentive suspend.

The possible error codes returned in sbiret.error are shown in the Table 24 below.

Table 24. HSM Hart Suspend Errors

| Error code              | Description   |
|-------------------------|---|
| SBI_SUCCESS             | Hart has suspended and resumed successfully from a retentive suspend state.   |
| SBI_ERR_INVALID_PARAM   | <pre>suspend_type is reserved or is platform-specific and unimplemented.</pre>  |
| SBI_ERR_NOT_SUPPORTED   | suspend_type is not reserved and is implemented, but the<br>platform does not support it due to one or more missing<br>dependencies.  |
| SBI_ERR_INVALID_ADDRESS | resume_addr is not valid, possibly due to the following reasons:  * It is not a valid physical address.  * Executable access to the address is prohibited by a physical memory protection mechanism or H-extension G-stage for supervisor-mode. |
| SBI_ERR_FAILED          | The suspend request failed for unspecified or unknown other reasons.  |

#### 9.5. Function Listing

Table 25. HSM Function List

| Function Name       | SBI Version | FID | EID      |
|---------------------|-------------|-----|----------|
| sbi_hart_start      | 0.2         | 0   | 0x48534D |
| sbi_hart_stop       | 0.2         | 1   | 0x48534D |
| sbi_hart_get_status | 0.2         | 2   | 0x48534D |
| sbi_hart_suspend    | 0.3         | 3   | 0x48534D |

# Chapter 10. System Reset Extension (EID #0x53525354 "SRST")

The System Reset Extension provides a function that allow the supervisor software to request system-level reboot or shutdown. The term "system" refers to the world-view of supervisor software and the underlying SBI implementation could be provided by machine mode firmware or a hypervisor.

#### 10.1. Function: System reset (FID #0)

```
struct sbiret sbi_system_reset(uint32_t reset_type, uint32_t reset_reason)
```

Reset the system based on provided reset\_type and reset\_reason. This is a synchronous call and does not return if it succeeds.

The reset\_type parameter is 32 bits wide and it's possible values are shown in the Table 26 below.

Table 26. SRST System Reset Types

| Value                  | Description                            |
|------------------------|--|
| 0x00000000             | Shutdown                               |
| 0x00000001             | Cold reboot                            |
| 0x00000002             | Warm reboot                            |
| 0x00000003 - 0xEFFFFFF | Reserved for future use                |
| 0xF0000000 - 0xFFFFFFF | Vendor or platform specific reset type |
| > 0xFFFFFFF            | Reserved                               |

The reset\_reason is an optional parameter representing the reason for system reset. This parameter is 32 bits wide with possible values shown in the Table 27 below

Table 27. SRST System Reset Reasons

| Value                  | Description                              |
|------------------------|--|
| 0x00000000             | No reason                                |
| 0x00000001             | System failure                           |
| 0x00000002 - 0xDFFFFFF | Reserved for future use                  |
| 0xE0000000 - 0xEFFFFFF | SBI implementation specific reset reason |
| 0xF0000000 - 0xFFFFFFF | Vendor or platform specific reset reason |
| > 0xFFFFFFF            | Reserved                                 |

When supervisor software is running natively, the SBI implementation is provided by machine mode firmware. In this case, shutdown is equivalent to a physical power down of the entire system

and cold reboot is equivalent to a physical power cycle of the entire system. Further, warm reboot is equivalent to a power cycle of the main processor and parts of the system, but not the entire system. For example, on a server class system with a BMC (board management controller), a warm reboot will not power cycle the BMC whereas a cold reboot will definitely power cycle the BMC.

When supervisor software is running inside a virtual machine, the SBI implementation is provided by a hypervisor. Shutdown, cold reboot and warm reboot will behave functionally the same as the native case, but might not result in any physical power changes.

The possible error codes returned in sbiret.error are shown in the Table 28 below.

Table 28. SRST System Reset Errors

| Error code            | Description  |
|-----------------------|--|
| SBI_ERR_INVALID_PARAM | At least one of reset_type or reset_reason is reserved or is platform-specific and unimplemented.                            |
| SBI_ERR_NOT_SUPPORTED | reset_type is not reserved and is implemented, but the platform does not support it due to one or more missing dependencies. |
| SBI_ERR_FAILED        | The reset request failed for unspecified or unknown other reasons.   |

#### 10.2. Function Listing

Table 29. SRST Function List

| Function Name    | SBI Version | FID | EID        |
|------------------|-------------|-----|------------|
| sbi_system_reset | 0.3         | 0   | 0x53525354 |

# Chapter 11. Performance Monitoring Unit Extension (EID #0x504D55 "PMU")

The RISC-V hardware performance counters such as mcycle, minstret, and mhpmcounterX CSRs are accessible as read-only from supervisor-mode using cycle, instret, and hpmcounterX CSRs. The SBI performance monitoring unit (PMU) extension is an interface for supervisor-mode to configure and use the RISC-V hardware performance counters with assistance from the machine-mode (or hypervisor-mode). These hardware performance counters can only be started, stopped, or configured from machine-mode using mcountinhibit and mhpmeventX CSRs. Due to this, a machine-mode SBI implementation may choose to disallow SBI PMU extension if mcountinhibit CSR is not implemented by the RISC-V platform.

A RISC-V platform generally supports monitoring of various hardware events using a limited number of hardware performance counters which are up to 64 bits wide. In addition, a SBI implementation can also provide firmware performance counters which can monitor firmware events such as number of misaligned load/store instructions, number of RFENCEs, number of IPIs, etc. All firmware counters must have same number of bits and can be up to 64 bits wide.

The SBI PMU extension provides:

- 1. An interface for supervisor-mode software to discover and configure per-HART hardware/firmware counters
- 2. A typical perf compatible interface for hardware/firmware performance counters and events
- 3. Full access to microarchitecture's raw event encodings

To define SBI PMU extension calls, we first define important entities counter\_idx, event\_idx, and event\_data. The counter\_idx is a logical number assigned to each hardware/firmware counter. The event\_idx represents a hardware (or firmware) event whereas the event\_data is 64 bits wide and represents additional configuration (or parameters) for a hardware (or firmware) event.

The event\_idx is a 20 bits wide number encoded as follows:

```
event_idx[19:16] = type
event_idx[15:0] = code
```

#### 11.1. Event: Hardware general events (Type #0)

The event\_idx.type (i.e. event type) should be 0x0 for all hardware general events and each hardware general event is identified by an unique event\_idx.code (i.e. event code) described in the Table 30 below.

Table 30. PMU Hardware Events

| General Event Name                 | Code | Description   |
|------------------------------------|------|---|
| SBI_PMU_HW_NO_EVENT                | 0    | Unused event because event_idx cannot be zero           |
| SBI_PMU_HW_CPU_CYCLES              | 1    | Event for each CPU cycle                                |
| SBI_PMU_HW_INSTRUCTIONS            | 2    | Event for each completed instruction                    |
| SBI_PMU_HW_CACHE_REFERENCES        | 3    | Event for cache hit                                     |
| SBI_PMU_HW_CACHE_MISSES            | 4    | Event for cache miss                                    |
| SBI_PMU_HW_BRANCH_INSTRUCTIONS     | 5    | Event for a branch instruction                          |
| SBI_PMU_HW_BRANCH_MISSES           | 6    | Event for a branch misprediction                        |
| SBI_PMU_HW_BUS_CYCLES              | 7    | Event for each BUS cycle                                |
| SBI_PMU_HW_STALLED_CYCLES_FRONTEND | 8    | Event for a stalled cycle in microarchitecture frontend |
| SBI_PMU_HW_STALLED_CYCLES_BACKEND  | 9    | Event for a stalled cycle in microarchitecture backend  |
| SBI_PMU_HW_REF_CPU_CYCLES          | 10   | Event for each reference CPU cycle                      |

**NOTE:** The event\_data (i.e. event data) is unused for hardware general events and all non-zero values of event\_data are reserved for future use.

**NOTE:** A RISC-V platform might halt the CPU clock when it enters WAIT state using the WFI instruction or enters platform specific SUSPEND state using the SBI HSM HART suspend call.

**NOTE:** The **SBI\_PMU\_HW\_CPU\_CYCLES** event counts CPU clock cycles as counted by the **cycle** CSR. These may be variable frequency cycles, and are not counted when the CPU clock is halted.

**NOTE:** The **SBI\_PMU\_HW\_REF\_CPU\_CYCLES** counts fixed-frequency clock cycles while the CPU clock is not halted. The fixed-frequency of counting might, for example, be the same frequency at which the time CSR counts.

**NOTE:** The **SBI\_PMU\_HW\_BUS\_CYCLES** counts fixed-frequency clock cycles. The fixed-frequency of counting might be the same frequency at which the time CSR counts, or may be the frequency of the clock at the boundary between the HART (and it's private caches) and the rest of the system.

#### 11.2. Event: Hardware cache events (Type #1)

The event\_idx.type (i.e. event type) should be 0x1 for all hardware cache events and each hardware cache event is identified by an unique event\_idx.code (i.e. event code) which is encoded as follows:

```
event_idx.code[15:3] = cache_id
event_idx.code[2:1] = op_id
event_idx.code[0:0] = result_id
```

Below tables show possible values of: event\_idx.code.cache\_id (i.e. cache event id), event\_idx.code.op\_id (i.e. cache operation id) and event\_idx.code.result\_id (i.e. cache result id).

Table 31. PMU Cache Event ID

| Cache Event Name      | Event ID | Description                    |
|-----------------------|----------|--------------------------------|
| SBI_PMU_HW_CACHE_L1D  | 0        | Level1 data cache event        |
| SBI_PMU_HW_CACHE_L1I  | 1        | Level1 instruction cache event |
| SBI_PMU_HW_CACHE_LL   | 2        | Last level cache event         |
| SBI_PMU_HW_CACHE_DTLB | 3        | Data TLB event                 |
| SBI_PMU_HW_CACHE_ITLB | 4        | Instruction TLB event          |
| SBI_PMU_HW_CACHE_BPU  | 5        | Branch predictor unit event    |
| SBI_PMU_HW_CACHE_NODE | 6        | NUMA node cache event          |

Table 32. PMU Cache Operation ID

| Cache Operation Name         | Operation ID | Description         |
|------------------------------|--------------|---------------------|
| SBI_PMU_HW_CACHE_OP_READ     | 0            | Read cache line     |
| SBI_PMU_HW_CACHE_OP_WRITE    | 1            | Write cache line    |
| SBI_PMU_HW_CACHE_OP_PREFETCH | 2            | Prefetch cache line |

Table 33. PMU Cache Operation Result ID

| Cache Result Name              | Result ID | Description  |
|--------------------------------|-----------|--------------|
| SBI_PMU_HW_CACHE_RESULT_ACCESS | 0         | Cache access |
| SBI_PMU_HW_CACHE_RESULT_MISS   | 1         | Cache miss   |

**NOTE:** The event\_data (i.e. event data) is unused for hardware cache events and all non-zero values of event\_data are reserved for future use.

#### 11.3. Event: Hardware raw events (Type #2)

The event\_idx.type (i.e. event type) should be 0x2 for all hardware raw events and event\_idx.code (i.e. event code) should be zero.

On RISC-V platform with 32 bits wide mhpmeventX CSRs, the event\_data configuration (or parameter) should have the 32-bit value to to be programmed in the mhpmeventX CSR.

On RISC-V platform with 64 bits wide mhpmeventX CSRs, the event\_data configuration (or parameter) should have the 48-bit value to be programmed in the lower 48-bits of mhpmeventX CSR and the SBI implementation shall determine the value to be programmed in the upper 16 bits of mhpmeventX CSR.

**Note:** The RISC-V platform hardware implementation may choose to define the expected value to be written to mhpmeventX CSR for a hardware event. In case of hardware general/cache events, the RISC-V platform hardware implementation may use the zero-extended event\_idx as the expected value for simplicity.

### 11.4. Event: Firmware events (Type #15)

The event\_idx.type (i.e. event type) should be 0xf for all firmware events and each firmware event is identified by an unique event\_idx.code (i.e. event code) described in the Table 34 below.

Table 34. PMU Firmware Events

| Firmware Event Name                 | Code | Description   |
|-------------------------------------|------|---|
| SBI_PMU_FW_MISALIGNED_LOAD          | 0    | Misaligned load trap event  |
| SBI_PMU_FW_MISALIGNED_STORE         | 1    | Misaligned store trap event                                       |
| SBI_PMU_FW_ACCESS_LOAD              | 2    | Load access trap event  |
| SBI_PMU_FW_ACCESS_STORE             | 3    | Store access trap event   |
| SBI_PMU_FW_ILLEGAL_INSN             | 4    | Illegal instruction trap event                                    |
| SBI_PMU_FW_SET_TIMER                | 5    | Set timer event   |
| SBI_PMU_FW_IPI_SENT                 | 6    | Sent IPI to other HART event                                      |
| SBI_PMU_FW_IPI_RECEIVED             | 7    | Received IPI from other HART event                                |
| SBI_PMU_FW_FENCE_I_SENT             | 8    | Sent FENCE.I request to other HART event                          |
| SBI_PMU_FW_FENCE_I_RECEIVED         | 9    | Received FENCE.I request from other HART event                    |
| SBI_PMU_FW_SFENCE_VMA_SENT          | 10   | Sent SFENCE.VMA request to other HART event                       |
| SBI_PMU_FW_SFENCE_VMA_RECEIVED      | 11   | Received SFENCE.VMA<br>request from other HART<br>event           |
| SBI_PMU_FW_SFENCE_VMA_ASID_SENT     | 12   | Sent SFENCE.VMA with ASID request to other HART event             |
| SBI_PMU_FW_SFENCE_VMA_ASID_RECEIVED | 13   | Received SFENCE.VMA with<br>ASID request from other<br>HART event |
| SBI_PMU_FW_HFENCE_GVMA_SENT         | 14   | Sent HFENCE.GVMA request to other HART event                      |
| SBI_PMU_FW_HFENCE_GVMA_RECEIVED     | 15   | Received HFENCE.GVMA request from other HART event                |
| SBI_PMU_FW_HFENCE_GVMA_VMID_SENT    | 16   | Sent HFENCE.GVMA with<br>VMID request to other HART<br>event      |

| Firmware Event Name                  | Code        | Description  |
|--------------------------------------|-------------|--|
| SBI_PMU_FW_HFENCE_GVMA_VMID_RECEIVED | 17          | Received HFENCE.GVMA with<br>VMID request from other<br>HART event   |
| SBI_PMU_FW_HFENCE_VVMA_SENT          | 18          | Sent HFENCE.VVMA request to other HART event   |
| SBI_PMU_FW_HFENCE_VVMA_RECEIVED      | 19          | Received HFENCE.VVMA request from other HART event   |
| SBI_PMU_FW_HFENCE_VVMA_ASID_SENT     | 20          | Sent HFENCE.VVMA with<br>ASID request to other HART<br>event   |
| SBI_PMU_FW_HFENCE_VVMA_ASID_RECEIVED | 21          | Received HFENCE.VVMA with<br>ASID request from other<br>HART event   |
| Reserved                             | 22 - 255    | Reserved for future use  |
| Implementation specific events       | 256 - 65534 | SBI implementation specific firmware events  |
| SBI_PMU_FW_PLATFORM                  | 65535       | RISC-V platform specific firmware events, where the event_data configuration (or parameter) contains the event encoding. |

**NOTE:** For all firmware events except SBI\_PMU\_FW\_PLATFORM, the event\_data configuration (or parameter) is unused and all non-zero values of event\_data are reserved for future use.

### 11.5. Function: Get number of counters (FID #0)

```
struct sbiret sbi_pmu_num_counters()
```

**Returns** the number of counters (both hardware and firmware) in sbiret.value and always returns SBI\_SUCCESS in sbiret.error.

### 11.6. Function: Get details of a counter (FID #1)

```
struct sbiret sbi_pmu_counter_get_info(unsigned long counter_idx)
```

Get details about the specified counter such as underlying CSR number, width of the counter, type of counter hardware/firmware, etc.

The counter\_info returned by this SBI call is encoded as follows:

```
counter_info[11:0] = CSR (12bit CSR number)
counter_info[17:12] = Width (One less than number of bits in CSR)
counter_info[XLEN-2:18] = Reserved for future use
counter_info[XLEN-1] = Type (0 = hardware and 1 = firmware)
```

If counter\_info.type == 1 then counter\_info.csr and counter\_info.width should be ignored.

**Returns** the counter\_info described above in sbiret.value.

The possible error codes returned in sbiret.error are shown in the Table 35 below.

Table 35. PMU Counter Get Info Errors

| Error code            | Description                               |
|-----------------------|---|
| SBI_SUCCESS           | counter_info read successfully.           |
| SBI_ERR_INVALID_PARAM | counter_idx points to an invalid counter. |

### 11.7. Function: Find and configure a matching counter (FID #2)

Find and configure a counter from a set of counters which is not started (or enabled) and can monitor the specified event. The counter\_idx\_base and counter\_idx\_mask parameters represent the set of counters whereas event\_idx represents the event to be monitored and event\_data represents any additional event configuration.

The config\_flags parameter represents additional counter configuration and filter flags. The bit definitions of the config\_flags parameter are shown in the Table 36 below.

Table 36. PMU Counter Config Match Flags

| Flag Name                    | Bits | Description  |
|------------------------------|------|--|
| SBI_PMU_CFG_FLAG_SKIP_MATCH  | 0:0  | Skip the counter matching                                  |
| SBI_PMU_CFG_FLAG_CLEAR_VALUE | 1:1  | Clear (or zero) the counter value in counter configuration |
| SBI_PMU_CFG_FLAG_AUTO_START  | 2:2  | Start the counter after configuring a matching counter     |

| Flag Name                  | Bits       | Description                                     |
|----------------------------|------------|---|
| SBI_PMU_CFG_FLAG_SET_VUINH | 3:3        | Event counting inhibited in VU-mode             |
| SBI_PMU_CFG_FLAG_SET_VSINH | 4:4        | Event counting inhibited in VS-mode             |
| SBI_PMU_CFG_FLAG_SET_UINH  | 5:5        | Event counting inhibited in U-mode              |
| SBI_PMU_CFG_FLAG_SET_SINH  | 6:6        | Event counting inhibited in S-mode              |
| SBI_PMU_CFG_FLAG_SET_MINH  | 7:7        | Event counting inhibited in M-mode              |
| RESERVED                   | 8:(XLEN-1) | All non-zero values are reserved for future use |

**NOTE:** When **SBI\_PMU\_CFG\_FLAG\_SKIP\_MATCH** is set in **config\_flags**, the SBI implementation will unconditionally select the first counter from the set of counters specified by the **counter\_idx\_base** and **counter\_idx\_mask**.

**NOTE:** The **SBI\_PMU\_CFG\_FLAG\_AUTO\_START** flag in **config\_flags** has no impact on the counter value.

**NOTE:** The config\_flags[3:7] bits are event filtering hints so these can be ignored or overridden by the SBI implementation for security concerns or due to lack of event filtering support in the underlying RISC-V platform.

**Returns** the counter\_idx in sbiret.value upon success.

In case of failure, the possible error codes returned in sbiret.error are shown in the Table 37 below.

Table 37. PMU Counter Config Match Errors

| Error code            | Description   |
|-----------------------|---|
| SBI_SUCCESS           | counter found and configured successfully.            |
| SBI_ERR_INVALID_PARAM | set of counters has at least one invalid counter.     |
| SBI_ERR_NOT_SUPPORTED | none of the counters can monitor the specified event. |

### 11.8. Function: Start a set of counters (FID #3)

```
struct sbiret sbi_pmu_counter_start(unsigned long counter_idx_base,
unsigned long counter_idx_mask,
unsigned long start_flags,
uint64_t initial_value)
```

Start or enable a set of counters on the calling HART with the specified initial value. The counter\_idx\_base and counter\_idx\_mask parameters represent the set of counters whereas the initial\_value parameter specifies the initial value of the counter.

The bit definitions of the start\_flags parameter are shown in the Table 38 below.

Table 38. PMU Counter Start Flags

| Flag Name                    | Bits       | Description  |
|------------------------------|------------|--|
| SBI_PMU_START_SET_INIT_VALUE | 0:0        | Set the value of counters based on the initial_value parameter |
| RESERVED                     | 1:(XLEN-1) | All non-zero values are reserved for future use                |

**NOTE:** When SBI\_PMU\_START\_SET\_INIT\_VALUE is not set in start\_flags, the counter value will not be modified and event counting will start from current counter value.

The possible error codes returned in sbiret.error are shown in the Table 39 below.

Table 39. PMU Counter Start Errors

| Error code              | Description   |
|-------------------------|---|
| SBI_SUCCESS             | counter started successfully.   |
| SBI_ERR_INVALID_PARAM   | set of counters has at least one invalid counter.                       |
| SBI_ERR_ALREADY_STARTED | set of counters includes at least one counter which is already started. |

### 11.9. Function: Stop a set of counters (FID #4)

Stop or disable a set of counters on the calling HART. The counter\_idx\_base and counter\_idx\_mask parameters represent the set of counters. The bit definitions of the stop\_flags parameter are shown in the Table 40 below.

Table 40. PMU Counter Stop Flags

| Flag Name               | Bits       | Description                                     |
|-------------------------|------------|---|
| SBI_PMU_STOP_FLAG_RESET | 0:0        | Reset the counter to event mapping.             |
| RESERVED                | 1:(XLEN-1) | All non-zero values are reserved for future use |

The possible error codes returned in sbiret.error are shown in the Table 41 below.

Table 41. PMU Counter Stop Errors

| Error code              | Description   |
|-------------------------|---|
| SBI_SUCCESS             | counter stopped successfully.   |
| SBI_ERR_INVALID_PARAM   | set of counters has at least one invalid counter.                       |
| SBI_ERR_ALREADY_STOPPED | set of counters includes at least one counter which is already stopped. |

### 11.10. Function: Read a firmware counter (FID #5)

struct sbiret sbi\_pmu\_counter\_fw\_read(unsigned long counter\_idx)

Provide the current firmware counter value in sbiret.value. On RV32 systems, the sbiret.value will only contain the lower 32 bits of the current firmware counter value.

The possible error codes returned in sbiret.error are shown in the Table 42 below.

Table 42. PMU Counter Firmware Read Errors

| Error code            | Description  |
|-----------------------|--|
| SBI_SUCCESS           | firmware counter read successfully.  |
| SBI_ERR_INVALID_PARAM | <pre>counter_idx points to a hardware counter or an invalid counter.</pre> |

### 11.11. Function: Read a firmware counter high bits (FID #6)

struct sbiret sbi\_pmu\_counter\_fw\_read\_hi(unsigned long counter\_idx)

Provide the upper 32 bits of the current firmware counter value in sbiret.value. This function always returns zero in sbiret.value for RV64 (or higher) systems.

The possible error codes returned in sbiret.error are shown in Table 43 below.

Table 43. PMU Counter Firmware Read High Errors

| Error code            | Description  |
|-----------------------|--|
| SBI_SUCCESS           | Firmware counter read successfully.  |
| SBI_ERR_INVALID_PARAM | <pre>counter_idx points to a hardware counter or an invalid counter.</pre> |

### 11.12. Function Listing

Table 44. PMU Function List

| Function Name                   | SBI Version | FID | EID      |
|---------------------------------|-------------|-----|----------|
| sbi_pmu_num_counters            | 0.3         | 0   | 0x504D55 |
| sbi_pmu_counter_get_info        | 0.3         | 1   | 0x504D55 |
| sbi_pmu_counter_config_matching | 0.3         | 2   | 0x504D55 |
| sbi_pmu_counter_start           | 0.3         | 3   | 0x504D55 |
| sbi_pmu_counter_stop            | 0.3         | 4   | 0x504D55 |
| sbi_pmu_counter_fw_read         | 0.3         | 5   | 0x504D55 |
| sbi_pmu_counter_fw_read_hi      | 2.0         | 6   | 0x504D55 |

## Chapter 12. Debug Console Extension (EID #0x4442434E "DBCN")

The debug console extension defines a generic mechanism for debugging and boot-time early prints from supervisor-mode software.

This extension replaces the legacy console putchar (EID #0x01) and console getchar (EID #0x02) extensions. The debug console extension allows supervisor-mode software to write or read multiple bytes in a single SBI call.

If the underlying physical console has extra bits for error checking (or correction) then these extra bits should be handled by the SBI implementation.

**NOTE:** It is recommended that bytes sent/received using the debug console extension follow UTF-8 character encoding.

### 12.1. Function: Console Write (FID #0)

Write bytes to the debug console from input memory.

The num\_bytes parameter specifies the number of bytes in the input memory. The physical base address of the input memory is represented by two XLEN bits wide parameters. The base\_addr\_lo parameter specifies the lower XLEN bits and the base\_addr\_hi parameter specifies the upper XLEN bits of the input memory physical base address.

This is a non-blocking SBI call and it may do partial/no writes if the debug console is not able to accept more bytes.

The number of bytes written is returned in sbiret.value and the possible error codes returned in sbiret.error are shown in Table 45 below.

Table 45. Debug Console Write Errors

| Error code            | Description  |
|-----------------------|--|
| SBI_SUCCESS           | Bytes written successfully.  |
| SBI_ERR_INVALID_PARAM | The memory pointed to by the num_bytes, base_addr_lo, and base_addr_hi parameters does not satisfy the requirements described in the Section 3.2 |
| SBI_ERR_FAILED        | Failed to write due to I/O errors.   |

#### 12.2. Function: Console Read (FID #1)

```
struct sbiret sbi_debug_console_read(unsigned long num_bytes,
unsigned long base_addr_lo,
unsigned long base_addr_hi)
```

Read bytes from the debug console into an output memory.

The num\_bytes parameter specifies the maximum number of bytes which can be written into the output memory. The physical base address of the output memory is represented by two XLEN bits wide parameters. The base\_addr\_lo parameter specifies the lower XLEN bits and the base\_addr\_hi parameter specifies the upper XLEN bits of the output memory physical base address.

This is a non-blocking SBI call and it will not write anything into the output memory if there are no bytes to be read in the debug console.

The number of bytes read is returned in sbiret.value and the possible error codes returned in sbiret.error are shown in Table 46 below.

Table 46. Debug Console Read Errors

| Error code            | Description  |
|-----------------------|--|
| SBI_SUCCESS           | Bytes read successfully.   |
| SBI_ERR_INVALID_PARAM | The memory pointed to by the num_bytes, base_addr_lo, and base_addr_hi parameters does not satisfy the requirements described in the Section 3.2 |
| SBI_ERR_FAILED        | Failed to read due to I/O errors.  |

### 12.3. Function: Console Write Byte (FID #2)

```
struct sbiret sbi_debug_console_write_byte(uint8_t byte)
```

Write a single byte to the debug console.

This is a blocking SBI call and it will only return after writing the specified byte to the debug console. It will also return, with SBI\_ERR\_FAILED, if there are I/O errors.

The sbiret.value is set to zero and the possible error codes returned in sbiret.error are shown in Table 47 below.

Table 47. Debug Console Write Byte Errors

| Error code Description |   |
|------------------------|---|
| SBI_SUCCESS            | Byte written successfully.                  |
| SBI_ERR_FAILED         | Failed to write the byte due to I/O errors. |

### 12.4. Function Listing

Table 48. DBCN Function List

| Function Name                | SBI Version | FID | EID        |
|------------------------------|-------------|-----|------------|
| sbi_debug_console_write      | 2.0         | 0   | 0x4442434E |
| sbi_debug_console_read       | 2.0         | 1   | 0x4442434E |
| sbi_debug_console_write_byte | 2.0         | 2   | 0x4442434E |

## Chapter 13. SBI System Suspend Extension (EID #0x53555350 "SUSP")

The system suspend extension defines a set of system-level sleep states and a function which allows the supervisor-mode software to request that the system transitions to a sleep state. Sleep states are identified with 32-bit wide identifiers (sleep\_type). The possible values for the identifiers are shown in Table 49.

The term "system" refers to the world-view of supervisor software. The underlying SBI implementation may be provided by machine mode firmware or a hypervisor.

The system suspend extension does not provide any way for supported sleep types to be probed. Platforms are expected to specify their supported system sleep types and per-type wake up devices in their hardware descriptions. The SUSPEND\_TO\_RAM sleep type is the one exception, and its presence is implied by that of the extension.

| Table | 49. | SUSP | System  | Sleen | Types  |
|-------|-----|------|---------|-------|--------|
| IUDIC | 10. | 0001 | Oyotent | Oiccp | I ypco |

| Туре                       | Name           | Description  |
|----------------------------|----------------|--|
| 0                          | SUSPEND_TO_RAM | This is a "suspend to RAM" sleep type, similar to ACPI's S2 or S3. Entry requires all but the calling hart be in the HSM STOPPED state and all hart registers and CSRs saved to RAM. |
| 0x00000001 -<br>0x7fffffff |                | Reserved for future use  |
| 0x80000000 -<br>0xffffffff |                | Platform-specific system sleep types   |
| > 0xffffffff               |                | Reserved   |

### 13.1. Function: System Suspend (FID #0)

```
struct sbiret sbi_system_suspend(uint32_t sleep_type,
unsigned long resume_addr,
unsigned long opaque)
```

A return from a sbi\_system\_suspend() call implies an error and an error code from Table 51 will be in sbiret.error. A successful suspend and wake up, results in the hart which initiated the suspend, resuming from the STOPPED state. To resume, the hart will jump to supervisor-mode, at the address specified by resume\_addr, with the specific register values described in Table 50.

Table 50. SUSP System Resume Register State

| Register Name | Register Value |
|---------------|----------------|
| satp          | 0              |

| Register Name                                     | Register Value |  |  |
|---|----------------|--|--|
| sstatus.SIE                                       | 0              |  |  |
| a0  | hartid         |  |  |
| a1 opaque parameter                               |                |  |  |
| All other registers remain in an undefined state. |                |  |  |

**NOTE:** A single unsigned long parameter is sufficient for resume\_addr, because the hart will resume execution in supervisor-mode with the MMU off, hence resume\_addr must be less than XLEN bits wide.

The resume\_addr parameter points to a runtime-specified physical address, where the hart can resume execution in supervisor-mode after a system suspend.

The opaque parameter is an XLEN-bit value which will be set in the all register when the hart resumes execution at resume\_addr after a system suspend.

Besides ensuring all entry criteria for the selected sleep type are met, such as ensuring other harts are in the STOPPED state, the caller must ensure all power units and domains are in a state compatible with the selected sleep type. The preparation of the power units, power domains, and wake-up devices used for resumption from the system sleep state is platform specific and beyond the scope of this specification.

When supervisor software is running inside a virtual machine, the SBI implementation is provided by a hypervisor. The system suspend will behave functionally the same as the native case, but might not result in any physical power changes.

The possible error codes returned in sbiret.error are shown in Table 51.

Table 51. SUSP System Suspend Errors

| Error code              | Description   |
|-------------------------|---|
| SBI_SUCCESS             | System has suspended and resumed successfully.  |
| SBI_ERR_INVALID_PARAM   | <pre>sleep_type is reserved or is platform-specific and unimplemented.</pre>  |
| SBI_ERR_NOT_SUPPORTED   | sleep_type is not reserved and is implemented, but the platform does not support it due to one or more missing dependencies.  |
| SBI_ERR_INVALID_ADDRESS | resume_addr is not valid, possibly due to the following reasons:  * It is not a valid physical address.  * Executable access to the address is prohibited by a physical memory protection mechanism or H-extension G-stage for supervisor mode. |
| SBI_ERR_FAILED          | The suspend request failed for unspecified or unknown other reasons.  |

### 13.2. Function Listing

Table 52. SUSP Function List

| Function Name      | SBI Version | FID | EID        |
|--------------------|-------------|-----|------------|
| sbi_system_suspend | 2.0         | 0   | 0x53555350 |

## Chapter 14. CPPC Extension (EID #0x43505043 "CPPC")

ACPI defines the Collaborative Processor Performance Control (CPPC) mechanism, which is an abstract and flexible mechanism for the supervisor-mode power-management software to collaborate with an entity in the platform to manage the performance of the processors.

The SBI CPPC extension provides an abstraction to access the CPPC registers through SBI calls. The CPPC registers can be memory locations shared with a separate platform entity such as a BMC. Even though CPPC is defined in the ACPI specification, it may be possible to implement a CPPC driver based on Device Tree.

Table 53 defines 32-bit identifiers for all CPPC registers to be used by the SBI CPPC functions. The first half of the 32-bit register space corresponds to the registers as defined by the ACPI specification. The second half provides the information not defined in the ACPI specification, but is additionally required by the supervisor-mode power-management software.

Table 53. CPPC Registers

| Register ID | Register                                      | Bit<br>Width | Mandat<br>ory /<br>Optiona<br>l | Attribut<br>e   | Description                |
|-------------|---|--------------|---------------------------------|-----------------|----------------------------|
| 0x00000000  | HighestPerforman<br>ce                        | 32           | Mandato<br>ry                   | Read-<br>only   | ACPI Spec 6.5: 8.4.6.1.1.1 |
| 0x0000001   | NominalPerforma nce                           | 32           | Mandato<br>ry                   | Read-<br>only   | ACPI Spec 6.5: 8.4.6.1.1.2 |
| 0x00000002  | LowestNonlinearP erformance                   | 32           | Mandato<br>ry                   | Read-<br>only   | ACPI Spec 6.5: 8.4.6.1.1.4 |
| 0x00000003  | LowestPerforman<br>ce                         | 32           | Mandato<br>ry                   | Read-<br>only   | ACPI Spec 6.5: 8.4.6.1.1.5 |
| 0x00000004  | GuaranteedPerfor<br>manceRegister             | 32           | Optional                        | Read-<br>only   | ACPI Spec 6.5: 8.4.6.1.1.6 |
| 0x00000005  | DesiredPerforman<br>ceRegister                | 32           | Optional                        | Read /<br>Write | ACPI Spec 6.5: 8.4.6.1.2.3 |
| 0x00000006  | MinimumPerform anceRegister                   | 32           | Optional                        | Read /<br>Write | ACPI Spec 6.5: 8.4.6.1.2.2 |
| 0x0000007   | MaximumPerform anceRegister                   | 32           | Optional                        | Read /<br>Write | ACPI Spec 6.5: 8.4.6.1.2.1 |
| 0x00000008  | PerformanceRedu<br>ctionToleranceReg<br>ister | 32           | Optional                        | Read /<br>Write | ACPI Spec 6.5: 8.4.6.1.2.4 |

| Register ID               | Register                                    | Bit<br>Width | Mandat<br>ory /<br>Optiona<br>l | Attribut<br>e   | Description  |
|---------------------------|---|--------------|---------------------------------|-----------------|--|
| 0x00000009                | TimeWindowRegis<br>ter                      | 32           | Optional                        | Read /<br>Write | ACPI Spec 6.5: 8.4.6.1.2.5   |
| 0x0000000A                | CounterWraparou<br>ndTime                   | 32 / 64      | Optional                        | Read-<br>only   | ACPI Spec 6.5: 8.4.6.1.3.1   |
| 0x0000000B                | ReferencePerform<br>anceCounterRegist<br>er | 32 / 64      | Mandato<br>ry                   | Read-<br>only   | ACPI Spec 6.5: 8.4.6.1.3.1   |
| 0x000000C                 | DeliveredPerform<br>anceCounterRegist<br>er | 32 / 64      | Mandato<br>ry                   | Read-<br>only   | ACPI Spec 6.5: 8.4.6.1.3.1   |
| 0x0000000D                | PerformanceLimit edRegister                 | 32           | Mandato<br>ry                   | Read /<br>Write | ACPI Spec 6.5: 8.4.6.1.3.2   |
| 0x0000000E                | CPPCEnableRegist<br>er                      | 32           | Optional                        | Read /<br>Write | ACPI Spec 6.5: 8.4.6.1.4   |
| 0x0000000F                | AutonomousSelect ionEnable                  | 32           | Optional                        | Read /<br>Write | ACPI Spec 6.5: 8.4.6.1.5   |
| 0x0000010                 | AutonomousActivi<br>tyWindowRegister        | 32           | Optional                        | Read /<br>Write | ACPI Spec 6.5: 8.4.6.1.6   |
| 0x0000011                 | EnergyPerforman<br>cePreferenceRegis<br>ter | 32           | Optional                        | Read /<br>Write | ACPI Spec 6.5: 8.4.6.1.7   |
| 0x00000012                | ReferencePerform ance                       | 32           | Mandato<br>ry                   | Read-<br>only   | ACPI Spec 6.5: 8.4.6.1.1.3   |
| 0x00000013                | LowestFrequency                             | 32           | Mandato<br>ry                   | Read-<br>only   | ACPI Spec 6.5: 8.4.6.1.1.7   |
| 0x00000014                | NominalFrequenc<br>y                        | 32           | Mandato<br>ry                   | Read-<br>only   | ACPI Spec 6.5: 8.4.6.1.1.7   |
| 0x00000015 -<br>0x7FFFFFF |   |              |                                 |                 | Reserved for future use.   |
| 0x80000000                | TransitionLatency                           | 32           | Mandato<br>ry                   | Read-<br>only   | Provides the maximum (worst-case) performance state transition latency in nanoseconds. |
| 0x80000001 -<br>0xFFFFFFF |   |              |                                 |                 | Reserved for future use.   |

### 14.1. Function: Probe CPPC register (FID #0)

```
struct sbiret sbi_cppc_probe(uint32_t cppc_reg_id)
```

Probe whether the CPPC register as specified by the cppc\_reg\_id parameter is implemented or not by the platform.

If the register is implemented, sbiret.value will contain the register width. If the register is not implemented, sbiret.value will be set to 0.

The possible error codes returned in sbiret.error are shown in Table 54.

Table 54. CPPC Probe Errors

| Error code            | Description  |
|-----------------------|--|
| SBI_SUCCESS           | Probe completed successfully.                                      |
| SBI_ERR_INVALID_PARAM | cppc_reg_id is reserved.   |
| SBI_ERR_FAILED        | The probe request failed for unspecified or unknown other reasons. |

#### 14.2. Function: Read CPPC register (FID #1)

```
struct sbiret sbi_cppc_read(uint32_t cppc_reg_id)
```

Reads the register as specified in the cppc\_reg\_id parameter and returns the value in sbiret.value. On RV32 systems, the sbiret.value will only contain the lower 32 bits of the CPPC register value.

The possible error codes returned in sbiret.error are shown in Table 55.

Table 55. CPPC Read Errors

| Error code            | Description   |
|-----------------------|---|
| SBI_SUCCESS           | Read completed successfully.                                      |
| SBI_ERR_INVALID_PARAM | cppc_reg_id is reserved.  |
| SBI_ERR_NOT_SUPPORTED | cppc_reg_id is not implemented by the platform.                   |
| SBI_ERR_DENIED        | cppc_reg_id is a write-only register.                             |
| SBI_ERR_FAILED        | The read request failed for unspecified or unknown other reasons. |

### 14.3. Function: Read CPPC register high bits(FID #2)

struct sbiret sbi\_cppc\_read\_hi(uint32\_t cppc\_reg\_id)

Reads the upper 32-bit value of the register specified in the cppc\_reg\_id parameter and returns the value in sbiret.value. This function always returns zero in sbiret.value for RV64 (or higher) systems.

The possible error codes returned in sbiret.error are shown in Table 56.

Table 56. CPPC Read Hi Errors

| Error code            | Description   |
|-----------------------|---|
| SBI_SUCCESS           | Read completed successfully.                                      |
| SBI_ERR_INVALID_PARAM | cppc_reg_id is reserved.  |
| SBI_ERR_NOT_SUPPORTED | cppc_reg_id is not implemented by the platform.                   |
| SBI_ERR_DENIED        | cppc_reg_id is a write-only register.                             |
| SBI_ERR_FAILED        | The read request failed for unspecified or unknown other reasons. |

### 14.4. Function: Write to CPPC register (FID #3)

struct sbiret sbi\_cppc\_write(uint32\_t cppc\_reg\_id, uint64\_t val)

Writes the value passed in the val parameter to the register as specified in the cppc\_reg\_id parameter.

The possible error codes returned in sbiret.error are shown in Table 57.

Table 57. CPPC Write Errors

| Error code            | Description  |
|-----------------------|--|
| SBI_SUCCESS           | Write completed successfully.                                      |
| SBI_ERR_INVALID_PARAM | cppc_reg_id is reserved.   |
| SBI_ERR_NOT_SUPPORTED | cppc_reg_id is not implemented by the platform.                    |
| SBI_ERR_DENIED        | cppc_reg_id is a read-only register.                               |
| SBI_ERR_FAILED        | The write request failed for unspecified or unknown other reasons. |

### 14.5. Function Listing

Table 58. CPPC Function List

| Function Name    | SBI Version | FID | EID        |
|------------------|-------------|-----|------------|
| sbi_cppc_probe   | 2.0         | 0   | 0x43505043 |
| sbi_cppc_read    | 2.0         | 1   | 0x43505043 |
| sbi_cppc_read_hi | 2.0         | 2   | 0x43505043 |

| Function Name  | SBI Version | FID | EID        |
|----------------|-------------|-----|------------|
| sbi_cppc_write | 2.0         | 3   | 0x43505043 |

# Chapter 15. Experimental SBI Extension Space (EIDs #0x08000000 - #0x08FFFFFF)

No management.

# Chapter 16. Vendor-Specific SBI Extension Space (EIDs #0x09000000 - #0x09FFFFFF)

Low bits from mvendorid.

# Chapter 17. Firmware Specific SBI Extension Space (EIDs #0x0A000000 - #0x0AFFFFFF)

Low bits is SBI implementation ID. The firmware specific SBI extensions are for SBI implementations. It provides firmware specific SBI functions which are defined in the external firmware specification.