# 5G PHY Layer Processing - receiver design (1)

Rohit Budhiraja

Simulation-Based Design of 5G Wireless Standard (EE698H)




### Agenda for today


- Discuss code block concatenation
  - References mentioned later in the slides
- Discuss receiver processing for the transmit chain discussed




# 5G transceiver chain till rate matching/rate recovery



#### 5G transceiver chain till code block concatenation



• Each rate matched codeblocks is interleaved using row-column interleaver



# Pseudocode of interleaving<sup>1</sup>

- Row size depends on modulation order avoid burst errors
- Bits output of rate matcher are denoted as  $e_0, e_1, f_2, e_3, \dots, e_{(E-1)}$
- Bits output of interleaver are denoted as  $f_0, f_1, f_2, f_3, \dots, f_{(E-1)}$

```
for j=0 to E/Q_m-1

for i=0 to Q_m-1

f_{i+j\cdot Q_m}=e_{i\cdot E/Q_m+j};
end for

end for
```



<sup>&</sup>lt;sup>1</sup>Sec 5.4.2.2 of 38.212

#### Concatenation of code blocks

ullet Rate matched codeblocks are sequentially concatenated when C>1



- Rate matcher output is four code blocks of length 11340 bits
- Total rate matched output bits  $11340 \times 4 = 45360$
- Recall total output bits allowed to transmit G= NPRB  $\times$  RE  $\times Q_m = 70 \times 162 \times 4 = 45360$
- Input and output bit sequence for the code block concatenation are

$$egin{aligned} &f_{rj} & ext{ for } r=0,\ldots,\; (\mathcal{C}-1) ext{ and } j=0,\ldots,\; (\mathcal{E}_r-1) \ &g_k & ext{ for } k=0,\ldots,\; (\mathcal{G}-1) \end{aligned}$$



### Pseudocode of code block concatenation<sup>2</sup>

```
Set k = 0 and r = 0
while r < C
   Set j = 0
   while j < E_r
       g_k = f_{ri}
       k = k + 1
       j = j + 1
   end while
   r = r + 1
end while
```



<sup>&</sup>lt;sup>2</sup>Sec 5.5 of 38.212


# **5G** transceiver chain till modulation/demodulation<sup>3</sup>



- 5G NR allows 4/16/64/256-QAM modulation
- Demodulator detects bits from 4/16/64/256-QAM modulated symbols
- LDPC decoder works on the demodulated bits and not symbols
  - not practical to design decoder for different modulation schemes




## Receiver processing - QPSK demodulation



- Apply the nearest distance detection rule
- Threshold the equalized symbols to the nearest symbol
- Demap the symbols into bits




## Receiver Processing - code block segmentation



- Code block concatenation (recap)
- Rate matched codeblocks are sequentially concatenated when number of codeblocks  ${\cal C}>1$




## Receiver Processing - code block segmentation




- Code block segmentation output is four code blocks of length 11340 bits
- Total output bits =  $11340 \times 4 = 45360$



### De-interleaving of code blocks



Each rate matched codeblock is interleaved using row-column interleaver



ullet De-interleave them by reading them appropriately