

Muralidaran Vijayaraghavan

CONTACT INFORMATION	Computer Science and Artificial Intelligence Laboratory Massachusetts Institute of Technology, Cambridge MA	Mobile: +1 408 839 3356 Email: vmurali@csail.mit.edu
RESEARCH INTERESTS	Automated theorem proving, formal verification and high-level languages for hardware design, correct-by-construction approach to hardware design	
EDUCATION	Massachusetts Institute of Technology , Cambridge, MA Ph.D., Electrical Engineering and Computer Science, <i>Expected: Summer 2014</i> <ul style="list-style-type: none">Thesis topic: <i>Language for designing and refining latency-tolerant hardware modules</i>Advisor: Prof. Arvind S.M., Electrical Engineering and Computer Science, <i>February 2009</i> <ul style="list-style-type: none">Thesis topic: <i>Theory of composable latency-insensitive refinements</i>Advisor: Prof. Arvind Indian Institute of Technology, Madras , Chennai, India B.Tech., Computer Science and Engineering, <i>June 2006</i>	
WORK EXPERIENCE	Research Intern , IBM T.J. Watson Research Center, Yorktown Heights, NY Supervisor: Dr. Kattamuri Ekanadham, Ph.D. Developed a high-level language for writing synchronous hardware modules, and a tool to convert them automatically to latency-tolerant modules. This was used in the design of next generation PowerPC systems. <i>May 2010 – Aug 2010</i> Research Intern , VSSAD group, Intel Corporation, Hudson, MA Supervisor: Prof. Joel Emer. <ul style="list-style-type: none">Developed an infrastructure, called HASim, for building FPGA-based performance models for faster simulations and performance studies <i>May 2007 – Aug 2007</i>Developed an FPGA-based performance model of an out-of-order superscalar processor using HASim <i>May 2008 – Aug 2008</i>	
REFEREED PUBLICATIONS	<ol style="list-style-type: none">Vijayaraghavan, M., Dave, N., Arvind. “Distributed Modular Hardware Compilation of Guarded Atomic Actions” <i>MEMOCODE 2013</i>Khan, A., Vijayaraghavan, M., Boyd-Wickizer, S., Arvind. “Fast and cycle-accurate modeling of a multicore processor” <i>ISPASS 2012</i>Khan, A., Vijayaraghavan, M., Arvind. “A general technique for deterministic model-cycle-level debugging” <i>MEMOCODE 2012</i>Pellauer, M., Agarwal, A., Khan, A., Ng, M. C., Vijayaraghavan, M., Brewer, F., Emer, J. S. “Design contest overview: Combined architecture for network stream categorization and intrusion detection (CANS CID)” <i>MEMOCODE 2010</i>Pellauer, M., Vijayaraghavan, M., Adler, M., Arvind, Emer, J. S. “A-Port Networks: Preserving the Timed Behavior of Synchronous Systems for Modeling on FPGAs” <i>TRETS 2(3) (2009)</i>Agarwal, A., Dave, N., Fleming, K., Khan, A., King, M., Ng, M. C., Vijayaraghavan M. “Implementing a fast cartesian-polar matrix interpolator” <i>MEMOCODE 2009</i>Vijayaraghavan, M., Arvind. “Bounded Dataflow Networks and Latency-Insensitive circuits” <i>MEMOCODE 2009</i>Pellauer, M., Vijayaraghavan, M., Adler, M., Arvind, Emer, J. S. “A-Ports: an efficient abstraction for cycle-accurate performance models on FPGAs” <i>FPGA 2008</i>Pellauer, M., Vijayaraghavan, M., Adler, M., Arvind, Emer, J. S. “Quick Performance Models Quickly: Closely-Coupled Partitioned Simulation on FPGAs” <i>ISPASS 2008</i>Fleming, K., King, M., Ng, M. C., Khan, A., Vijayaraghavan, M. “High-throughput Pipelined Mergesort” <i>MEMOCODE 2008</i>Ng, M. C., Vijayaraghavan, M., Dave, N., Arvind, Raghavan, G., Hicks, J. “From WiFi to WiMAX: Techniques for High-Level IP Reuse across Different OFDM Protocols” <i>MEMOCODE 2007</i>Dave, N., Fleming, K., King, M., Pellauer, M., Vijayaraghavan, M. “Hardware Acceleration of Matrix Multiplication on a Xilinx FPGA” <i>MEMOCODE 2007</i>	