



Fig.a Gate Level representation of a Full Adder Circuit.