A

X1
XOR

B

S1

X2
XOR

Sum

X3
AND

S1

X4
AND

X5
OR

Carry

CIN

Fig.a Gate Level representation of a Full Adder Circuit.