
Память


Что будем разбирать


- Flash для прошивки
- M9K (режимы работы ROM, RAM, SR, FIFO)
- Внешняя RAM




Прошивка ПЛИС

- SOF file конфигурирует SRAM (полупроводниковая память, энергозависимая, регенерация не нужна)
- JIC file конфигурирует flash (транзистор с плавающим затвором, энергонезависимая, регенерация не нужна)






(a) A floating gate flash memory cell




(b) I-V characteristics of memory cell



Конфигурация flash

- Implement altera serial flash loader ip
- Convert configuration file to .jic format
- Configure JTAG chain
- Configure memory



M9K

- SOF file конфигурирует SRAM (полупроводниковая память, энергозависимая, регенерация не нужна)
- JIC file конфигурирует flash (транзистор с плавающим затвором, энергонезависимая, регенерация не нужна)

Configurations (depth × width)	8192 × 1
	4096 × 2
	2048 × 4
	1024 × 8
	1024 × 9
	512 × 16
	512 × 18
	256 × 32
	256 × 36

M9K modes

Cyclone IV devices M9K memory blocks allow you to implement fully-synchronous SRAM memory in multiple modes of operation. Cyclone IV devices M9K memory blocks do not support asynchronous (unregistered) memory inputs.


M9K memory blocks support the following modes:


- Single-port
- Simple dual-port
- True dual-port
- Shift-register
- ROM
- FIFO

M9K implementatin

- При помощи ІР каталога
- Через HDL код

M9K Single-Port





M9K Single-Port

Example 13–11. Verilog HDL Single-Clock Simple Dual-Port Synchronous RAM with Old Data Read-During-Write Behavior

```
module single clk ram(
    output reg [7:0] q,
    input [7:0] d,
    input [6:0] write address, read address,
    input we, clk
    reg [7:0] mem [127:0];
    always @ (posedge clk) begin
        if (we)
            mem[write address] <= d;</pre>
        q <= mem[read_address]; // q doesn't get d in this clock cycle
    end
endmodule
```

M9K Simple Dual-Port data[] rdaddress[] wraddress[] rden q[] wren byteena[] rd_addressstall wr_addressstall rdclock < wrclock rdclocken wrclocken aclr wrclock wren a0 a3 а5 wraddress an-1 **a**1 a4 a6 an data din-1 din4 din5 din6 din rdclock rden rdaddress b2 b3 bn b0 b1 q (asynch) doutn-1 doutn dout0

M9K Simple Dual-Port

Example 13-15. Verilog HDL Simple Dual-Port, Dual-Clock Synchronous RAM

```
module dual clock ram(
   output reg [7:0] q,
   input [7:0] d,
   input [6:0] write_address, read_address,
   input we, clk1, clk2
);
   reg [6:0] read address reg;
   reg [7:0] mem [127:0];
   always @ (posedge clk1)
   begin
      if (we)
         mem[write address] <= d;</pre>
   end
   always @ (posedge clk2) begin
      q <= mem[read_address_reg];</pre>
      read address reg <= read address;</pre>
   end
endmodule
```

M9K True Dual-Port

a0

din

b0

doutn

an

din

din-1

a1

dout0

clk_a

wren_a

an-1

din-1

bn

doutn-1

address_a

data_a

rden_a

clk_b


wren_b

rden_b

address b

q_b (asynch)

q_a (asynch)




M9K True Dual-Port

Example 13–20. SystemVerilog Mixed-Width RAM with Read Width Smaller than Write Width

```
module mixed width ram // 256x32 write and 1024x8 read
       input [7:0] waddr,
       input [31:0] wdata,
       input we, clk,
       input [9:0] raddr,
       output [7:0] q
   logic [3:0] [7:0] ram[0:255];
   always ff@(posedge clk)
       begin
          if(we) ram[waddr] <= wdata;</pre>
          q <= ram[raddr / 4][raddr % 4];</pre>
       end
endmodule : mixed_width_ram
```

M9K Shift Register




M9K Shift Register

Example 13-33. Verilog HDL Single-Bit Wide, 64-Bit Long Shift Register


```
module shift_1x64 (clk, shift, sr_in, sr_out);
   input clk, shift;
   input sr in;
   output sr out;
   req [63:0] sr;
   always @ (posedge clk)
   begin
       if (shift == 1'b1)
      begin
          sr[63:1] <= sr[62:0];
          sr[0] <= sr in;</pre>
       end
   end
   assign sr out = sr[63];
endmodule
```

M9K FIFO



M9K ROM

ALTSHIFT_TAPS MegaFunction



M9K ROM

Example 13-31. Verilog HDL Dual-Port Synchronous ROM Using readmemb

```
module dual port rom (
   input [(addr width-1):0] addr a, addr b,
   input clk,
   output reg [(data width-1):0] q a, q b
   parameter data width = 8;
   parameter addr_width = 8;
   reg [data width-1:0] rom[2**addr width-1:0];
   initial // Read the memory contents in the file
           //dual port rom init.txt.
   begin
       $readmemb("dual port rom init.txt", rom);
   end
   always @ (posedge clk)
   begin
      q_a <= rom[addr_a];</pre>
      q b <= rom[addr b];
   end
endmodule
```

Memory Initialization

Example 13–26. Verilog HDL RAM with Initialized Contents

```
module ram with init(
   output req [7:0] q,
   input [7:0] d,
   input [4:0] write address, read address,
   input we, clk
   reg [7:0] mem [0:31];
   integer i;
   initial begin
      for (i = 0; i < 32; i = i + 1)
         mem[i] = i[7:0];
   end
   always @ (posedge clk) begin
      if (we)
         mem[write address] <= d;</pre>
      q <= mem[read address];</pre>
   end
endmodule
```

Example 13-27. Verilog HDL RAM Initialized with the readmemb Command

```
reg [7:0] ram[0:15];
initial
begin
   $readmemb("ram.txt", ram);
end
```

Атрибуты и параметры

```
(* ramstyle = "M144K" *) reg [0:7] my_ram[0:63];
reg [0:7] my_ram[0:63] /* synthesis ramstyle = "M144K" */;
```

- no_rw_check
- M9K
- logic

Внешняя SDRAM

- 8Mb
- Энергозависимая
- Интерфейс доступа специфицирован

lacktriangle

