



3 **INTERFACES** U₆B Only PORT A pins are interrupt-capable! JWL01 RDIO0 PA0/MIC_BIAS/I2S_SD_RX/QDEC_IDX/SGPIO/BT_UART_RTS/ANT_SEL JWL02 RDIO2 PA1/MIC2_N/I2S_SD_TX0 JWL02 RDIO4 PA2/MIC2 P/I2S CLK/QDEC PHB/SGPIO OUT/BT UART TXD/TRSW P JWL01 RDIO2 PA4/MIC1_P/I2S_WS/QDEC_PHA/BT_UART_RXD/TRSW_N JWL01 RDIO4 PA5/AUXIN_L/SD_WP/TRSW_P JWL02 RFSW PA6/AUXIN R/SD CD/TRSW N JWL02 RDIO0 JWL02 RDIO5 TAMPER JWL02 MOSI PA12/LP_UART_TXD/SPI1_MOSI/HS_PWM0/LP_PWM0/I2S_MCLK/ANT_SEL_N/GRANT_BT/EN_EXLNA/KEY_ROW0/LGPI0[0 JWL02_MISO PA13/LP_UART_RXD/SPI1_MISO/HS_PWM1/LP_PWM1/I2S_SD_TX1/ANT_SEL_P/GRANT_BT_N/EN_EXPA/KEY_ROW1/LGPI0[JWL02 SCK PA14/LP UART RTS/SPI1 CLK/I2S SD TX2/ANT SEL N/SICK/BT DIS/RTC OUT/KEY ROW2/LGPI0[2 36 JWL02 NSS PA15/LP_UART_CTS/SPI1_CS/ANT_SEL_P/SIDD/BT_WAKE_HOST/RTC EXT_32K/KEY_ROW3/KEY_COL6/LGPI0[3 JWL01 MOSI PA16/HS_UART0_RTS/SPI0_MOSI/BT_FW_LOG_TXD/ANT_SEL_N/HOST_WAKE_BT/KEY_ROW4/KEY_COL JWL01 MISO PA17/HS_UART0_CTS/SPI0_MISO/ANT_SEL_P/BT_CLK_REQ/KEY_ROW6/KEY_COL JWL01 SCK PA18/HS UARTO TXD/SPIO CLK/JTAG CLK/MBOX I2C SDA/RTC OUT/KEY ROW5/KEY COL-JWL01 NSS PA19/HS UART0_RXD/SPI0_CS/LCD_D0/JTAG_TRST/MBOX_I2C_SCL/KEY_COL2 EXP INT PA20/LCD D1/KEY COL7 LTE RX PA21/HS_UART0_TXD/HS_USI_UART_RTS/KEY_ROW7 LTE TX PA22/HS_UART0_RXD/HS_USI_UART_CTS PMIC_INT PA23/HS_USI_UART_TXD/HS_UART0_RTS/HS_USI_I2C_SCL/HS_PWM2/LP_PWM2/LCD_D ETH INT PA24/HS_USI_UART_RXD/HS_UART0_CTS/HS_USI_I2C_SDA/HS_PWM3/LP_PWM3/LCD_D 55 ETH MOSI PA25/HSDM/LP UART RXD/HS USI SPI MOSI/IR TX/LP I2C SCL/HS PWM4/LP PWM4/LCD D9/BT I2C SCL/MBOX I2C INT/KEY COL ETH MISO PA26/HSDP/LP_UART_TXD/HS_USI_SPI_MISO/IR_RX/LP_I2C_SDA/HS_PWM5/LP_PWM5/LCD_D8/BT_I2C_SDA/BT_ACT/KEY_COL ETH CS PA28/RREF/LP_UART_CTS/HS_USI_SPI_CS/HS_PWM6/LP_PWM0/LCD_D7/BT_CK 51 ETH CLK PA30/VBUS OTG/SPS SEL/HS USI SPI CLK/HS PWM7/LP PWM1/LCD D6/EXTBT UART RTS 49 SCL PA31/LP I2C SCL/LCD D4 SDA 0: 1V1 LDO PB0/LP I2C SDA/LCD D5 PWR SW 1: 1V1 PWM PB1/LP_UART_TXD/DMIC_CLK/SGPIO_OUT/BT_GPIO[1]/ANT_SEL_N/BT_STE/EN_EXLNA/HS_TIM4_TRIG JWL02 RST PB2/ADC_CH5/LP_UART_RXD/DMIC_DATA/SGPIO/BT_GPIO[0]/ANT_SEL_P/PCM_CLK/EN_EXPA/HS_TIM5_TRIG ON HOLD PB4/TOUCH_KEY0/ID_OTG/SPI1_MOSI/RTC EXT_32K/HS_PWM8/LP_PWM2/I2S_SD_TX1/JTAG_TDI/PCM_IN/HS_TIM4_TRIG BAT_LOAD PB5/TOUCH_KEY1/SPI1_MISO/RTC_OUT/LP_I2C_SCL/HS_PWM9/LP_PWM3/I2S_SD_TX2/JTAG_TDO/PCM_OUT/HS_TIM5_TRIG ETH RST PB6/TOUCH_KEY2/SPI1_CLK/LP_TIM4_TRIG/LP_I2C_SDA/JTAG_TMS/EXTBT_UART_TXI LTE PWR SW PB7/TOUCH_KEY3/SPI1_CS/LP_TIM5_TRIG/HS_PWM17/LP_PWM5/BT_LED/EXTBT_UART_RXD LED LOGO B 1: Self-test mode on boot-up PB18/HS_UART0_RXD/HS_USI_UART_RTS/SPI0_MOSI/SPI_CS/SD_D2/HS_PWM10/LP_PWM4/SWD_CLK/LCD_D1-LED_LOGO_R PB19/HS_UART0_TXD/HS_USI_UART_CTS/SPI0_MISO/SPI_DATA1/SD_D3/HS_PWM11/LP_PWM5/SWD_DATA/I2S_SD_TX0/LCD_D1 LED LOGO G PB20/HS USI UART TXD/HS UARTO CTS/SPIO CLK/SPI DATA0/HS USI I2C SCL/SD CMD/HS PWM12/LP PWM0/12S CLK/LCD VSYNC T LTE_ON VPSU DET PB22/ID_OTG/LP_TIM4_TRIG/IR_RX/SPI_DATA3/SD_D0/HS_PWM14/LP_PWM2/I2S_SD_RX/LCD_RD/QDEC_PHB/SGPIO_OUT/EXTBT_UART_CT JWL01 RDIO5 PB23/LP TIM5 TRIG/IR TX/SPI DATA2/SD D1/HS PWM15/LP PWM3/I2S MCLK/LCD WR/QDEC PHA/SGPIO OUT/EXT 32: JWL01_RFSW PB28/LCD_CS JWL01 RST PB29/IR RX/I2S CLK/SGPIO/TRSW P PMIC #CE PMIC_STAT PB31/AOUTP_L/IR_TX/I2S_WS/QDEC_PHA/SGPIO/BT_UART_CTS RTL8722CSM Title D Size Number Revision A4 Date: Sheet of Z:\Desktop\..\Interfaces.SchDoc Drawn By 2 3 4









