



## **AOD414**

# **N-Channel Enhancement Mode Field Effect Transistor**

## **General Description**

The AOD414 uses advanced trench technology to provide excellent  $R_{\text{DS(ON)}}$ , shoot-through immunity and body diode characteristics. This device is ideally suited for use as a low side switch in CPU core power conversion.

- -RoHS Compliant
- -Halogen Free\*

## **Features**

 $V_{DS}(V) = 30V$ 


 $I_D = 85A (V_{GS} = 10V)$ 

 $R_{DS(ON)}$  < 5.2m $\Omega$  ( $V_{GS}$  = 10V)


 $R_{DS(ON)} < 7.0 \text{m}\Omega \text{ (V}_{GS} = 4.5 \text{V)}$ 

-55 to 175

100% UIS Tested! 100% Rg Tested!



Absolute Maximum Ratings T<sub>A</sub>=25℃ unless otherwise noted



Parameter		Symbol	Maximum	Units	
Drain-Source Voltage		V <sub>DS</sub>	30	V	
Gate-Source Voltage		$V_{GS}$	±20	V	
Continuous Drain	T <sub>C</sub> =25℃ <sup>G</sup>		85		
Current B,G	T <sub>C</sub> =100℃ <sup>B</sup>	I <sub>D</sub>	66	A	
Pulsed Drain Current		I <sub>DM</sub>	200		
Avalanche Current <sup>C</sup>		I <sub>AR</sub>	30	A	
Repetitive avalanche energy L=0.1mH <sup>C</sup>		E <sub>AR</sub>	140	mJ	
	T <sub>C</sub> =25℃	P <sub>D</sub>	100	W	
Power Dissipation <sup>B</sup>	T <sub>C</sub> =100℃	F D	50	VV	
	T <sub>A</sub> =25℃	D	2.5	\\\	
Power Dissipation A	T <sub>A</sub> =70℃	P <sub>DSM</sub>	1.6	W	

Thermal Characteristics								
Parameter	Symbol	Тур	Max	Units				
Maximum Junction-to-Ambient A	t ≤ 10s	$R_{ heta JA}$	14.2	20				
Maximum Junction-to-Ambient <sup>A</sup>	Steady-State		40	50	€\M			
Maximum Junction-to-Case <sup>C</sup> Steady-Sta		$R_{\theta JC}$	0.56	1.5	€\M			

 $T_J, T_{STG}$ 

Junction and Storage Temperature Range

 $\mathcal{C}$ 

#### Electrical Characteristics (T<sub>J</sub>=25℃ unless otherwise noted)

Symbol	Parameter	Parameter Conditions		Тур	Max	Units
STATIC F	PARAMETERS					
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	30			V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> =30V, V <sub>GS</sub> =0V			1	μА
		T <sub>J</sub> =55℃			5	μΑ
$I_{GSS}$	Gate-Body leakage current	$V_{DS}$ =0V, $V_{GS}$ = ±20V			100	nA
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS} I_{D}=250\mu A$	1.2	1.8	2.4	V
$I_{D(ON)}$	On state drain current	$V_{GS}$ =4.5V, $V_{DS}$ =5V	110			Α
R <sub>DS(ON)</sub>	Static Drain-Source On-Resistance	V <sub>GS</sub> =10V, I <sub>D</sub> =20A		4.2	5.2	mΩ
		T <sub>J</sub> =125℃		6	7.5	11122
		$V_{GS}$ =4.5V, $I_D$ =20A		5.6	7	mΩ
g <sub>FS</sub>	Forward Transconductance	$V_{DS}$ =5V, $I_{D}$ =20A		85		S
$V_{SD}$	Diode Forward Voltage	I <sub>S</sub> =1A,V <sub>GS</sub> =0V		0.7	1	V
Is	Maximum Body-Diode Continuous Curr			85	Α	
DYNAMIC	PARAMETERS					
C <sub>iss</sub>	Input Capacitance			6060	7000	pF
C <sub>oss</sub>	Output Capacitance	$V_{GS}$ =0V, $V_{DS}$ =15V, f=1MHz		638		pF
C <sub>rss</sub>	Reverse Transfer Capacitance			355	497	pF
$R_g$	Gate resistance	$V_{GS}$ =0V, $V_{DS}$ =0V, f=1MHz	0.2	0.45	0.6	Ω
SWITCHI	NG PARAMETERS					
Q <sub>g</sub> (10V)	Total Gate Charge			96.4	115	nC
Q <sub>g</sub> (4.5V)	Total Gate Charge	V <sub>GS</sub> =4.5V, V <sub>DS</sub> =15V, I <sub>D</sub> =20A		46.4	55	nC
$Q_{gs}$	Gate Source Charge	V <sub>GS</sub> -4.3V, V <sub>DS</sub> -13V, I <sub>D</sub> -20A		13.6		nC
$Q_{gd}$	Gate Drain Charge	1		15.6		nC
t <sub>D(on)</sub>	Turn-On DelayTime			15.7	21	ns
t <sub>r</sub>	Turn-On Rise Time	$V_{GS}$ =10V, $V_{DS}$ =15V, $R_L$ =0.75 $\Omega$ ,		14.2	21	ns
t <sub>D(off)</sub>	Turn-Off DelayTime	$R_{GEN}=3\Omega$		55.5	75	ns
t <sub>f</sub>	Turn-Off Fall Time	7		14	21	ns
t <sub>rr</sub>	Body Diode Reverse Recovery Time	I <sub>F</sub> =20A, dI/dt=100A/μs		31	38	ns
Q <sub>rr</sub>	Body Diode Reverse Recovery Charge	I <sub>F</sub> =20A, dI/dt=100A/μs		24	29	nC


A: The value of R  $_{\theta JA}$  is measured with the device mounted on  $1 \text{in}^2$  FR-4 board with 2oz. Copper, in a still air environment with T  $_A$  =25°C. The Power dissipation P  $_{DSM}$  is based on steady-state R  $_{\theta JA}$  and the maximum allowed junction temperature of 150°C. The value in any given application depends on the user's specific board design, and the maximum temperature fo 175°C may be u sed if the PCB or heatsink allows it. B. The power dissipation P  $_D$  is based on T  $_{J(MAX)}$ =175°C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit

- C: Repetitive rating, pulse width limited by junction temperature  $T_{J(MAX)}$ =175°C.
- D. The R  $_{\theta JA}$  is the sum of the thermal impedence from junction to case R  $_{\theta JC}$  and case to ambient.
- E. The static characteristics in Figures 1 to 6 are obtained using  $<300~\mu s$  pulses, duty cycle 0.5% max.
- F. These tests are performed with the device mounted on 1 in  $^2$  FR-4 board with 2oz. Copper, in a still air environment with T  $_A$ =25°C. The SOA curve provides a single pulse rating.
- G. The maximum current rating is limited by the package current capability.
- \*This device is guaranteed green after data code 8X11 (Sep  $1^{\text{ST}}$  2008).

Rev 8 : Sep 2008

THIS PRODUCT HAS BEEN DESIGNED AND QUALIFIED FOR THE CONSUMER MARKET. APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

### TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



#### TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 7: Gate-Charge Characteristics





Figure 8: Capacitance Characteristics



Operating Area (Note F)




Figure 10: Single Pulse Power Rating Junction-to-Ambient (Note F)




Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)

## TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 12: Single Pulse Avalanche capability




Figure 13: Power De-rating (Note B)






Figure 14: Current De-rating (Note B)


497


## Gate Charge Test Circuit & Waveform







## Resistive Switching Test Circuit & Waveforms





## Unclamped Inductive Switching (UIS) Test Circuit & Waveforms





## Diode Recovery Test Circuit & Waveforms

