




256 Kbit (32Kb × 8) UV EPROM and OTP EPROM

Feature summary

- 5V ± 10% supply voltage in Read operation
- Access time: 45ns
- Low power consumption:
 - Active Current 30mA at 5MHz
 - Standby Current 100μA
- Programming voltage: 12.75V ± 0.25V
- Programming time: 100µs/Word
- Electronic signature
 - Manufacturer Code: 20h
 - Device Code: 8Dh
- ECOPACK® packages available

Obsolete Product(s)



Contents M27C256B

Contents

1	Sumi	mary description	. 5					
2	Devid	Device operation						
	2.1	Read mode	8					
	2.2	Standby mode	8					
	2.3	Two-line output control	8					
	2.4	System considerations	9					
	2.5	Programming	9					
	2.6	PRESTO II programming algorithm	9					
	2.7	System considerations Programming PRESTO II programming algorithm Program inhibit Program Verify Electronic signature	10					
	2.8	Program Verify	10					
	2.9	Electronic signature	10					
	2.10	Erasure operation (applies for UV EPROM)	11					
3	Maxii	mum rating	12					
4	DC a	nd AC parameters	13					
5	Pack	age mechanical	19					
6	Part i	numbering	22					
7	Rovis	sion history	22					

M27C256B List of tables

List of tables

	Table 1.	Signal names	6
	Table 2.	Operating modes	11
	Table 3.	Electronic signature	11
	Table 4.	Absolute maximum ratings	12
	Table 5.	AC measurement conditions	13
	Table 6.	Capacitance	14
	Table 7.	Read mode DC characteristics	14
	Table 8.	Programming mode DC characteristics	15
	Table 9.	Read mode AC characteristics	16
	Table 10.	Read mode AC characteristics 2	17
	Table 11.	Programming mode AC characteristics	18
	Table 12.	FDIP28WB - 28 pin Ceramic Frit-seal DIP, with window (round 0.280"),	
		package mechanical data	19
	Table 13.	PDIP28 - 28 pin Plastic DIP, 600 mils width, package mechanical data	20
	Table 14.	PLCC32 - 32 pin Rectangular Plastic Leaded Chip Carrier, package	
		mechanical data	21
	Table 15.	Ordering information scheme	22
	Table 16.	Document revision history	23
		Operating modes Electronic signature Absolute maximum ratings AC measurement conditions. Capacitance Read mode DC characteristics Programming mode DC characteristics Read mode AC characteristics Read mode AC characteristics 2 Programming mode AC characteristics FDIP28WB - 28 pin Ceramic Frit-seal DIP, with window (round 0.280"), package mechanical data PDIP28 - 28 pin Plastic DIP, 600 mils width, package mechanical data PLCC32 - 32 pin Rectangular Plastic Leaded Chip Carrier, package mechanical data Ordering information scheme Document revision history	
(Opsol	ete '	

List of figures M27C256B

List of figures

Figure 1. Figure 2. Figure 3. Figure 4. Figure 5. Figure 6. Figure 7. Figure 8. Figure 9. Figure 10. Figure 11.	Logic diagram
	obsolete Produce
Obsole	FollP28WB - 28 pin Ceramic Frit-seal DIP, with window, package outline

1 Summary description

The M27C256B is a 256 Kbit EPROM offered in the two ranges UV (ultra violet erase) and OTP (one time programmable). It is ideally suited for microprocessor systems and is organized as 32,768 by 8 bits.

The FDIP28W (window ceramic frit-seal package) has a transparent lid which allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written to the device by following the programming procedure.

For applications where the content is programmed only one time and erasure is not required, the M27C256B is offered in PDIP28 and PLCC32 packages.

In order to meet environmental requirements, ST offers the M27C256B in ECOPACK® packages.

ECOPACK packages are Lead-free. The category of second Level Interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label.

ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com.

Figure 1. Logic diagram






Table 1. Signal names

A0-A14	Address Inputs
Q0-Q7	Data Outputs
Ē	Chip Enable
G	Output Enable
V _{PP}	Program Supply
V _{CC}	Supply Voltage
V _{SS}	Ground
NC	Not Connected Internally
DU	Don't Use

Figure 2. DIP connections







Device operation M27C256B

2 Device operation

The operating modes of the M27C256B are listed in the Operating Modes. A single power supply is required in the read mode. All inputs are TTL levels except for V_{PP} and 12V on A9 for Electronic Signature.

2.1 Read mode

The M27C256B has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable (\overline{E}) is the power control and should be used for device selection. Output Enable (\overline{G}) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that the addresses are stable, the address access time (t_{AVQV}) is equal to the delay from \overline{E} to output (t_{ELQV}) . Data is available at the output after delay of t_{GLQV} from the falling edge of \overline{G} , assuming that \overline{E} has been low and the addresses have been stable for at least t_{AVQV} - t_{GLQV} .

2.2 Standby mode

The M27C256B has a standby mode which reduces the supply current from 30mA to $100\mu A$. The M27C256B is placed in the standby mode by applying a CMOS high signal to the \overline{E} input. When in the standby mode, the outputs are in a high impedance state, independent of the \overline{G} input.

2.3 Two-line output control

Because EPROMs are usually used in larger memory arrays, this product features a 2 line control function which accommodates the use of multiple memory connection. The two line control function allows:

- the lowest possible memory power dissipation,
- complete assurance that output bus contention will not occur.

For the most efficient use of these two control lines, \overline{E} should be decoded and used as the primary device selecting function, while \overline{G} should be made a common connection to all devices in the array and connected to the \overline{READ} line from the system control bus. This ensures that all deselected memory devices are in their low power standby mode and that the output pins are only active when data is desired from a particular memory device.

M27C256B Device operation

2.4 System considerations

The power switching characteristics of Advance CMOS EPROMs require careful decoupling of the devices. The supply current, I_{CC} , has three segments that are of interest to the system designer: the standby current level, the active current level, and transient current peaks that are produced by the falling and rising edges of \overline{E} . The magnitude of this transient current peaks is dependent on the capacitive and inductive loading of the device at the output. The associated transient voltage peaks can be suppressed by complying with the two line output control and by properly selected decoupling capacitors. It is recommended that a $0.1\mu F$ ceramic capacitor be used on every device between V_{CC} and V_{SS} . This should be a high frequency capacitor of low inherent inductance and should be placed as close to the device as possible. In addition, a $4.7\mu F$ bulk electrolytic capacitor should be used between V_{CC} and V_{SS} for every eight devices. The bulk capacitor should be located near the power supply connection point. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of PCB traces.

2.5 Programming

When delivered (and after each erasure for UV EPROM), all bits of the M27C256B are in the "1" state. Data is introduced by selectively programming "0"s into the desired bit locations. Although only "0"s will be programmed, both "1"s and "0"s can be present in the data word. The only way to change a '0' to a '1' is by die exposure to ultraviolet light (UV EPROM). The M27C256B is in the programming mode when V_{PP} input is at 12.75V, \overline{G} is at V_{IH} and \overline{E} is pulsed to V_{IL} . The data to be programmed is applied to 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL. V_{CC} is specified to be 6.25V \pm 0.25 V.

2.6 PRESTO II programming algorithm

PRESTO II Programming Algorithm allows to program the whole array with a guaranteed margin, in a typical time of 3.5 seconds. Programming with PRESTO II involves the application of a sequence of 100µs program pulses to each byte until a correct verify occurs (see *Figure 4.*). During programming and verify operation, a MARGIN MODE circuit is automatically activated in order to guarantee that each cell is programmed with enough margin. No overprogram pulse is applied since the verify in MARGIN MODE provides necessary margin to each programmed cell.

Device operation M27C256B




Figure 4. Programming flowchart

2.7 Program inhibit

Programming of multiple M27C256Bs in parallel with different data is also easily accomplished. Except for \overline{E} , all like inputs including \overline{G} of the parallel M27C256B may be common. A TTL low level pulse applied to a M27C256B's \overline{E} input, with V_{PP} at 12.75V, will program that M27C256B. A high level \overline{E} input inhibits the other M27C256Bs from being programmed.

2.8 Program Verify

A verify (read) should be performed on the programmed bits to determine that they were correctly programmed. The verify is accomplished with \overline{G} at V_{IL} , \overline{E} at V_{IH} , V_{PP} at 12.75V and V_{CC} at 6.25V.

2.9 Electronic signature

The Electronic Signature (ES) mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment to automatically match the device to be programmed with its corresponding programming algorithm. The ES mode is functional in the 25°C \pm 5°C ambient temperature range that is required when programming the M27C256B. To activate the ES mode, the programming equipment must force 11.5V to 12.5V on address line A9 of the M27C256B, with $V_{CC} = V_{PP} = 5 V$. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from V_{IL} to V_{IH} . All other address lines must be held at V_{IL} during Electronic Signature mode. Byte 0 (A0 = V_{IL}) represents the manufacturer code and byte 1 (A0 = V_{IH}) the device identifier code. For the STMicroelectronics M27C256B, these two identifier bytes are given in *Table 3* and can be read-out on outputs Q7 to Q0.

M27C256B Device operation

2.10 Erasure operation (applies for UV EPROM)

The erasure characteristics of the M27C256B is such that erasure begins when the cells are exposed to light with wavelengths shorter than approximately 4000 Å. It should be noted that sunlight and some type of fluorescent lamps have wavelengths in the 3000-4000 Å range. Research shows that constant exposure to room level fluorescent lighting could erase a typical M27C256B in about 3 years, while it would take approximately 1 week to cause erasure when exposed to direct sunlight. If the M27C256B is to be exposed to these types of lighting conditions for extended periods of time, it is suggested that opaque labels be put over the M27C256B window to prevent unintentional erasure. The recommended erasure procedure for the M27C256B is exposure to short wave ultraviolet light which has wavelength 2537Å. The integrated dose (i.e. UV intensity x exposure time) for erasure should be a minimum of 15 W-sec/cm². The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with 12000 µW/cm² power rating. The M27C256B should be placed within 2.5 cm (1 inch) of the lamp tubes during the erasure. Some lamps have a filter on their tubes which should be removed before erasure.

Table 2. Operating modes⁽¹⁾

Mode	Ē	G	A9	V _{PP}	Q7-Q0
Read	V_{IL}	V_{IL}	X	V_{CC}	Data Out
Output Disable	V _{IL}	V _{IH}	Х	V _{CC}	Hi-Z
Program	V _{IL} Pulse	VIH	Х	V_{PP}	Data In
Verify	V _{IH}	V_{IL}	Х	V _{PP}	Data Out
Program Inhibit	V _{IH}	V _{IH}	Х	V_{PP}	Hi-Z
Standby	V_{IH}	Х	Х	V _{CC}	Hi-Z
Electronic Signature	V _{IL}	V _{IL}	V _{ID}	V _{CC}	Codes

^{1.} $X = V_{IH}$ or V_{IL} , $V_{ID} = 12V \pm 0.5V$.

Table 3. Electronic signature

Identifier	A0	Q7	Q6	Q5	Q4	Q3	Q2	Q1	Q0	Hex Data
Manufacturer's Code	V _{IL}	0	0	1	0	0	0	0	0	20h
Device Code	V _{IH}	1	0	0	0	1	1	0	1	8Dh

Maximum rating M27C256B

3 Maximum rating

Stressing the device above the rating listed in the Absolute Maximum Ratings table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Table 4. Absolute maximum ratings

Symbol	Parameter	Value	Unit
T _A	Ambient Operating Temperature ⁽¹⁾	-40 to 125	°C
T _{BIAS}	Temperature Under Bias	-50 to 125	°C
T _{STG}	Storage Temperature	-65 to 150	°C
V _{IO} ⁽²⁾	Input or Output Voltage (except A9)	−2 to 7	V
V _{CC}	Supply Voltage	–2 to 7	V
V _{A9} ⁽²⁾	A9 Voltage	–2 to 13.5	V
V _{PP}	Program Supply Voltage	–2 to 14	V

^{1.} Depends on range.

^{2.} Minimum DC voltage on Input or Output is –0.5V with possible undershoot to –2.0V for a period less than 20ns. Maximum DC voltage on Output is V_{CC} +0.5V with possible overshoot to V_{CC} +2V for a period less than 20ns.

4 DC and AC parameters

This section summarizes the operating and measurement conditions, and the DC and AC characteristics of the device. The parameters in the DC and AC Characteristic tables that follow are derived from tests performed under the Measurement Conditions summarized in the relevant tables. Designers should check that the operating conditions in their circuit match the measurement conditions when relying on the quoted parameters.

Table 5. AC measurement conditions

	High Speed	Standard
Input Rise and Fall Times	≤10ns	⊴20ns
Input Pulse Voltages	0 to 3V	0.4V to 2.4V
Input and Output Timing Ref. Voltages	1.5V	0.8V and 2V

Figure 5. AC testing input output waveform




Figure 6. AC testing load circuit




Table 6. Capacitance⁽¹⁾ (2)

Symbol	Parameter	Test Condition	Min	Max	Unit
C _{IN}	Input Capacitance	$V_{IN} = 0V$		6	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V		12	pF

^{1.} Sampled only, not 100% tested.

Table 7. Read mode DC characteristics⁽¹⁾ (2)

	Symbol	Parameter	Test Condition	Min	Max	Unit
	ILI	Input Leakage Current	0V ≤V _{IN} ≤V _{CC}		±10	μΑ
	I _{LO}	Output Leakage Current	0V ≤V _{OUT} ≤V _{CC}		±10	μΑ
	lcc	Supply Current	$\overline{E} = V_{IL}, \overline{G} = V_{IL},$ $I_{OUT} = 0mA, f = 5MHz$		30	mA
7/6	I _{CC1}	Supply Current (Standby) TTL	$\overline{E} = V_{IH}$		1	mA
0050	I _{CC2}	Supply Current (Standby) CMOS	$\overline{E} > V_{CC} - 0.2V$		100	μA
0.	I _{PP}	Program Current	$V_{PP} = V_{CC}$		100	μΑ
	V _{IL}	Input Low Voltage		-0.3	8.0	V
	V _{IH} ⁽³⁾	Input High Voltage		2	V _{CC} + 1	V
	V _{OL}	Output Low Voltage	I _{OL} = 2.1mA		0.4	V
	V	Output High Voltage TTL	I _{OH} = -1mA	3.6		V
	V _{OH}	Output High Voltage CMOS	I _{OH} = -100μA	V _{CC} – 0.7V	_	V

^{1.} $T_A = 0$ to 70°C, -40 to 85°C, -40 to 105°C or -40 to 125°C; $V_{CC} = 5V \pm 5\%$ or $5V \pm 10\%$; $V_{PP} = V_{CC}$.

^{2.} $(T_A = 25 \, ^{\circ}C, f = 1 \, MHz)$

^{2.} V_{CC} must be applied simultaneously with or before V_{PP} and removed simultaneously or after V_{PP} .

^{3.} Maximum DC voltage on Output is V_{CC} +0.5V.

Programming mode DC characteristics⁽¹⁾ (2) Table 8.

Parameter	Test Condition	Min	Max	Unit	
Input Leakage Current	$V_{IL} \leq V_{IN} \leq V_{IH}$		±10	μΑ	
Supply Current			50	mA	
Program Current	$\overline{E} = V_{IL}$		50	mA	
Input Low Voltage		-0.3	0.8	V	
Input High Voltage		2	V _{CC} + 0.5	V	
Output Low Voltage	I _{OL} = 2.1mA		0.4	V	
Output High Voltage TTL	$I_{OH} = -1mA$	3.6		V	
A9 Voltage		11.5	12.5	CV	
	Input Leakage Current Supply Current Program Current Input Low Voltage Input High Voltage Output Low Voltage Output High Voltage TTL	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	

^{1.} $T_A = 25$ °C; $V_{CC} = 6.25V \pm 0.25V$; $V_{PP} = 12.75V \pm 0.25V$.

Junultaneously, obsolete Product(s). Obsolete Product(s) 2. V_{CC} must be applied simultaneously with or before V_{PP} and removed simultaneously or after V_{PP} .

A0-A14

VALID

VALID

VALID

TAVQV

TAXQX

TAXX

TAXQX

TAXX

TAXQX

TAX

Figure 7. Read mode AC waveforms

Table 9. Read mode AC characteristics⁽¹⁾ (2)

						M27C256B						
Symbol	Alt	Parameter	Test Condition	-4:	-45 ⁽³⁾		-60		70	-80		Unit
				Min	Max	Min	Мах	Min	Max	Min	Max	
t _{AVQV}	t _{ACC}	Address Valid to Output Valid	$\overline{\overline{E}} = V_{IL},$ $\overline{G} = V_{IL}$	S	45		60		70		80	ns
t _{ELQV}	t _{CE}	Chip Enable Low to Output Valid	$\overline{G} = V_{IL}$		45		60		70		80	ns
t _{GLQV}	t _{OE}	Output Enable Low to Output Valid	$\overline{E} = V_{IL}$		25		30		35		40	ns
t _{EHQZ} ⁽⁴⁾	t _{DF}	Chip Enable High to Output Hi-Z	$\overline{G} = V_{IL}$	0	25	0	30	0	30	0	30	ns
t _{GHQZ} ⁽⁴⁾	t _{DF}	Output Enable High to Output Hi-Z	E = V _{IL}	0	25	0	30	0	30	0	30	ns
t _{AXQX}	t _{OH}	Address Transition to Output Transition	$\overline{E} = V_{IL},$ $\overline{G} = V_{IL}$	0		0		0		0		ns

- 1. $T_A = 0$ to 70°C, -40 to 85°C, -40 to 105°C or -40 to 125°C; $V_{CC} = 5V \pm 5\%$ or $5V \pm 10\%$; $V_{PP} = V_{CC}$
- 2. V_{CC} must be applied simultaneously with or before V_{PP} and removed simultaneously or after V_{PP} .
- 3. Speed obtained with High Speed AC measurement conditions.
- 4. Sampled only, not 100% tested.

Table 10. Read mode AC characteristics 2⁽¹⁾ (2)

				M27C256B								
Symbol	Alt	Parameter	Test Condition	-90		-10		-12		-15/-20/-25		Unit
				Min	Max	Min	Max	Min	Max	Min	Max	
t _{AVQV}	t _{ACC}	Address Valid to Output Valid	$\overline{\overline{E}} = V_{IL},$ $\overline{G} = V_{IL}$		90		100		120		150	ns
t _{ELQV}	t _{CE}	Chip Enable Low to Output Valid	G = V _{IL}		90		100		120		150	ns
t _{GLQV}	t _{OE}	Output Enable Low to Output Valid	$\overline{E} = V_{IL}$		40		50		60		65	ns
t _{EHQZ} (3)	t _{DF}	Chip Enable High to Output Hi-Z	$\overline{G} = V_{IL}$	0	30	0	30	0	40	0	50	ns
t _{GHQZ} (3)	t _{DF}	Output Enable High to Output Hi-Z	E = V _{IL}	0	30	0	30	0	40	0	50	ns
t _{AXQX}	t _{OH}	Address Transition to Output Transition	$\overline{\overline{G}} = V_{IL},$ $\overline{G} = V_{IL}$	0	0/9	0	3	0		0		ns

^{1.} $T_A = 0$ to 70°C, -40 to 85°C, -40 to 105°C or -40 to 125°C; $V_{CC} = 5V \pm 5\%$ or $5V \pm 10\%$; $V_{PP} = V_{CC}$

^{2.} V_{CC} must be applied simultaneously with or before V_{PP} and removed simultaneously or after V_{PP} .

^{3.} Sampled only, not 100% tested.




Figure 8. Programming and Verify modes AC waveforms

Programming mode AC characteristics⁽¹⁾ (2) Table 11.

	14510 111		gramming mode 710 onaractoriones					
	Symbol	Alt	Parameter	Test Condition	Min	Max	Unit	
	t _{AVEL}	t _{AS}	Address Valid to Chip Enable Low		2		μs	
	t _{QVEL}	t _{DS}	Input Valid to Chip Enable Low		2		μs	
	t _{VPHEL}	t _{VPS}	V _{PP} High to Chip Enable Low		2		μs	
	t _{VCHEL}	t _{VCS}	V _{CC} High to Chip Enable Low		2		μs	
	t _{ELEH}	t _{PW}	Chip Enable Program Pulse Width		95	105	μs	
	t _{EHQX}	t _{DH}	Chip Enable High to Input Transition		2		μs	
	t _{QXGL}	t _{OES}	Input Transition to Output Enable Low		2		μs	
1050/8	t _{GLQV}	t _{OE}	Output Enable Low to Output Valid			100	ns	
	t _{GHQZ}	t _{DFP}	Output Enable High to Output Hi-Z		0	130	ns	
Oh	t _{GHAX}	t _{AH}	Output Enable High to Address Transition		0		ns	
1. $T_A = 25 ^{\circ}\text{C}$; $V_{CC} = 6.25\text{V} \pm 0.25\text{V}$; $V_{PP} = 12.75\text{V} \pm 0.25\text{V}$.								


^{1.} $T_A = 25$ °C; $V_{CC} = 6.25V \pm 0.25V$; $V_{PP} = 12.75V \pm 0.25V$.

^{2.} V_{CC} must be applied simultaneously with or before V_{PP} and removed simultaneously or after V_{PP} .

M27C256B Package mechanical

5 Package mechanical

Figure 9. FDIP28WB - 28 pin Ceramic Frit-seal DIP, with window, package outline



^{1.} Drawing is not to scale.

Table 12. FDIP28WB - 28 pin Ceramic Frit-seal DIP, with window (round 0.280"), package mechanical data

	puonage me	millimeters	60	inches				
Symbol	Тур	Min	Max	Тур	Min	Max		
А			5.72			0.225		
A1	. (0.51	1.40		0.020	0.055		
A2	C	3.91	4.57		0.154	0.180		
А3	AUIO	3.89	4.50		0.153	0.177		
В	200	0.41	0.56		0.016	0.022		
B1	1.45	_	_	0.057	-	_		
√ Cc		0.23	0.30		0.009	0.012		
D		36.50	37.34		1.437	1.470		
D2	33.02	_	_	1.300	_	1		
Е	15.24	_	_	0.600	_	-		
E1		13.06	13.36		0.514	0.526		
е	2.54	1	_	0.100	_	ı		
eA	14.99	-	_	0.590	_	1		
eB		16.18	18.03		0.637	0.710		
L		3.18	4.10		0.125	0.161		
S		1.52	2.49		0.060	0.098		
Ø	7.11	_	_	0.280	-	_		
α		4°	11°		4°	11°		
N		28			28			

Package mechanical M27C256B

B1 — B — e1 — eA — eA — eB — PDIP

Figure 10. PDIP28 - 28 pin Plastic DIP, 600 mils width, package outline

1. Drawing is not to scale.

Table 13. PDIP28 - 28 pin Plastic DIP, 600 mils width, package mechanical data

	iabie 13.	PDIF 20 - 20 pm Flastic DiF, 000 mills width, package mechanical data								
	Symbol	millimeters			inches					
	Symbol	Тур	Min	Max	Тур	Min	Max			
	А	4.445		, GO	0.1750					
	A1	0.630		10,	0.0248					
	A2	3.810	3.050	4.570	0.1500	0.1201	0.1799			
	В	0.450			0.0177					
	B1	1.270			0.0500					
	С	7/1/0	0.230	0.310		0.0091	0.0122			
	D	36.830	36.580	37.080	1.4500	1.4402	1.4598			
	D2	33.020	-	-	1.3000	_	_			
	X CE	15.240			0.6000					
7/6	E1	13.720	12.700	14.480	0.5402	0.5000	0.5701			
1050,	e1	2.540	-	_	0.1000	-	_			
O_{O_2}	eA	15.000	14.800	15.200	0.5906	0.5827	0.5984			
	eB		15.200	16.680		0.5984	0.6567			
	L	3.300			0.1299					
	S		1.78	2.08		0.070	0.082			
	α	_	0°	10°	_	0°	10°			
	N		28			28				

M27C256B Package mechanical




Figure 11. PLCC32 - 32 pin Rectangular Plastic Leaded Chip Carrier, package outline

1. Drawing is not to scale.


Table 14. PLCC32 - 32 pin Rectangular Plastic Leaded Chip Carrier, package mechanical data

	Comple of	millimeters			inches			
	Symbol	Тур	Min	Max	Тур	Min	Max	
	Α		3.17	3.56		0.125	0.140	
	A1		1.53	2.41		0.060	0.095	
	A2	700	0.38	_		0.015	_	
	В	200	0.33	0.53		0.013	0.021	
	B1		0.66	0.81		0.026	0.032	
	СР			0.10			0.004	
7/6	D		12.32	12.57		0.485	0.495	
-MSO,	D1		11.35	11.51		0.447	0.453	
000	D2		4.78	5.66		0.188	0.223	
	D3	7.62	_	_	0.300	_	_	
	Е		14.86	15.11		0.585	0.595	
	E1		13.89	14.05		0.547	0.553	
	E2		6.05	6.93		0.238	0.273	
	E3	10.16	-	_	0.400	_	-	
	е	1.27	_	_	0.050	-	_	
	F		0.00	0.13		0.000	0.005	
	R	0.89	-	-	0.035	_	_	
	N		32	•		32	•	

Part numbering M27C256B

6 Part numbering

Table 15. Ordering information scheme



TR = Tape & Reel Packing

For a list of available options (Speed, Package, etc) or for further information on any aspect of this device, please contact the STMicroelectronics Sales Office nearest to you.

^{1.} High Speed, see AC Characteristics section for further information.

M27C256B Revision history

7 Revision history

Table 16. Document revision history

	Date	Version	Revision Details		
	July 1998	1.0	First Issue		
	20-Sep-2000	1.1	AN620 Reference removed		
	29-Nov-2000	1.2	PLCC codification changed (<i>Table 15</i> .)		
	02-Apr-2001 1.3		FDIP28W mechanical dimensions changed (<i>Table 12</i> .)		
		Package mechanical data clarified for PDIP28 (<i>Table 13.</i>), PLCC32 (<i>Table 14.</i> , <i>Figure 11.</i>) and TSOP28 (<i>Table 15.</i> , <i>Figure 13.</i>)			
	18-May-2006	2	Document converted to new template (sections added, information moved). TSOP28 package removed. Packages are ECOPACK® compliant. X option removed from <i>Table 15: Ordering information scheme</i> .		
option removed from Table 15: Ordering information scheme.					

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZE REPRESENTATIVE OF ST, ST PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS, WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2006 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com