

Michał Wołowik

Rzeszów 2010

## ***Problem report document***

### ***Dcoument Revision V1\_0***

<b>Problem report oryginator</b>	<i>Michał Wołowik</i>	<b>Problem report date</b>	<i>16.XII.2010</i>
<b>PCB,Schematic revision</b>	<i>V3_0</i>	<b>Project name</b>	<i>Laboratory supply</i>
<b>Software revision</b>	<i>V1_0 testing</i>	<b>OS revision</b>	<i>FreeRTOS V6.0.5</i>

## ***1. Document abstract***

***Intention of current document is describe in detail problem which appear for enginnering problem during construction and testing phase.***

***Document should consist of:***

- Regarding to hardware part***
  - Current schematic screen of schematic where located problem.***
  - Current pcb document screen of part where located problem.***
  
- Regarding to software part***
  - Source code where is probability of bad working and related with it necessary code***
  - Functional algorithms***


<b>Problem report oryginator</b>	<i>Michał Wołowik</i>	<b>Problem report date</b>	<i>16.XII.2010</i>
<b>PCB,Schematic revision</b>	<i>V3_0</i>	<b>Project name</b>	<i>Laboratory supply</i>
<b>Software revision</b>	<i>V1_0 testing</i>	<b>OS revision</b>	<i>FreeRTOS V6.0.5</i>

## 2. Problem description

### *Hardware part:*

During testing of power board version V3\_0 found a few following problems:

**1. Problem with voltage regulator.** Part of schematic figured below.




**Figure 1. Voltage regulation part**

<b>Problem report oryginator</b>	<i>Michał Wołowik</i>	<b>Problem report date</b>	<i>16.XII.2010</i>
<b>PCB,Schematic revision</b>	<i>V3_0</i>	<b>Project name</b>	<i>Laboratory supply</i>
<b>Software revision</b>	<i>V1_0 testing</i>	<b>OS revision</b>	<i>FreeRTOS V6.0.5</i>





**Figure 3.** Relay gitter – very high peek on output



**Figure 4.** Relay gitter – low peek on output

***Solution proposition.***

<b>Problem report oryginator</b>	<i>Michał Wołowik</i>	<b>Problem report date</b>	<i>16.XII.2010</i>
<b>PCB,Schematic revision</b>	<i>V3_0</i>	<b>Project name</b>	<i>Laboratory supply</i>
<b>Software revision</b>	<i>V1_0 testing</i>	<b>OS revision</b>	<i>FreeRTOS V6.0.5</i>

<b>Problem report oryginator</b>	<i>Michał Wołowik</i>	<b>Problem report date</b>	<i>16.XII.2010</i>
<b>PCB,Schematic revision</b>	<i>V3_0</i>	<b>Project name</b>	<i>Laboratory supply</i>
<b>Software revision</b>	<i>V1_0 testing</i>	<b>OS revision</b>	<i>FreeRTOS V6.0.5</i>