# Laboratório Prático 02

Yuri Kaszubowski Lopes

UDESC

# Pins 74xx


input gate 1
input gate 1
output gate 1
input gate 2
input gate 2
output gate 2
0V
1
2
3
4
5
6
7
7400
7403
7408
7409
7432
7486
74132
14
13
12
11
10
9
8
+2 to +6V HC
+5V LS/HCT
input gate 4
input gate 4
output gate 4
input gate 3
input gate 3
output gate 3


output gate 1
input gate 1
input gate 1
output gate 2
input gate 2
input gate 2
0V
1
2
3
4
5
6
7
7402
Note the unusual gate layout!
14
13
12
11
10
9
8
+2 to +6V HC
+5V LS/HCT
output gate 4
input gate 4
input gate 4
output gate 3
input gate 3
input gate 3


input gate 1
output gate 1
input gate 2
output gate 2
input gate 3
output gate 3
0V
1
2
3
4
5
6
7
7404
7405
7414
14
13
12
11
10
9
8
+2 to +6V HC
+5V LS/HCT
input gate 6
output gate 6
input gate 5
output gate 5
input gate 4
output gate 4

# Experimento 06: Portas lógicas

- Monte o circuito abaixo
- Use as chaves dos bastidores



# Experimento 07: Portas lógicas

- Monte o circuito abaixo no kit, e determine sua expressão lógica, simplificando se possível



# Experimento 08: Portas lógicas

- Monte o circuito abaixo no kit, monte suas respectivas tabelas verdade

## 09.a



# Experimento 08: Portas lógicas

## 09.b



# Experimento 08: Portas lógicas

## 09.c



# Experimento 09: Desafio

- Monte com portas lógicas um somador para dois números de 2 bits cada
  - Use um Half-adder e um Full-adder
  - Ligue a saída e o carry do Full-adder nas 3 entradas do display (1, 2 e 4)
  - Tome como base o Full-adder abaixo da direita






# Laboratório Prático 02

Yuri Kaszubowski Lopes

UDESC