

Electronic Device Component



Contents

| Chapt | er 1. | Bipolar Junctio | n Transistor | 5 |
|-------|-------|-----------------|--|----|
| 1 | Intro | duction | | 6 |
| 2 | BJT s | imulation circu | uit | 7 |
| 3 | Exer | ise and Report | | 8 |
| | 3.1 | BJT in Satura | tion Mode | 8 |
| | 3.2 | DC Sweep Sir | nulation | 9 |
| | 3.3 | BJT used as a | Switch | 9 |
| | 3.4 | Drive a device | e with an NPN BJT | 10 |
| | | 3.4.1 Theo | ory calculations | 11 |
| | | 3.4.2 Simu | ılation | 12 |
| | | 3.4.3 Com | pare | 12 |
| | 3.5 | Simple bias c | onfiguration | 12 |
| | | 3.5.1 Simu | ılation | 13 |
| | | 3.5.2 Circu | uit analysis | 13 |
| | 3.6 | PNP Circuit | | 14 |
| | | 3.6.1 Theo | oretical calculation | 14 |
| | | 3.6.2 Simu | ılation | 15 |
| | | 3.6.3 Com | parison | 15 |
| | 3.7 | Circuit with N | NPN and PNP bipolar junction transistors | 15 |
| | | 3.7.1 Theo | oretical calculation | 16 |
| | | 3.7.2 Simu | ılation | 16 |
| | | 3.7.3 Com | parison | 17 |
| | 3.8 | NPN Circuit v | with E resistance | 17 |
| | | 3.8.1 Theo | oretical calculation | 17 |
| | | 3.8.2 Simu | ılation | 18 |
| | 3.9 | Darlington ci | rcuit | 18 |
| | | 3.9.1 Theo | oretical calculation | 19 |
| | | 3.9.2 Simu | ılation | 20 |
| | 3.10 | Common bas | se | 20 |
| | | 3.10.1 Theo | oretical calculation | 20 |
| | | 3.10.2 Simu | ılation | 21 |
| | 3.11 | Current mirro | or | 21 |
| | | 3.11.1 Theo | oretical calculation | 22 |
| | | 3.11.2 Simu | ılation | 22 |
| | 3.12 | BJT's logic ga | te application | 24 |
| | | 3.12.1 Simu | ılation | 25 |
| | 3.13 | Opto | | 27 |

CHAPTER 1

Bipolar Junction Transistor

1 Introduction

In the diode tutorials we saw that simple diodes are made up from two pieces of semiconductor material to form a simple pn-junction and we also learnt about their properties and characteristics.




Figure 1.1: Bipolar transistor construction

If two individual signal diodes are joined together back-to-back, this will form a two PN-junctions connected together in series which would share a common Positive, (P) or Negative, (N) terminal. The fusion of these two diodes produces a three layer, two junction, three terminal device forming the basis of a Bipolar Junction Transistor (BJT), which is shown in the figure above.

Considering the symbol of the transistor in the schematic, the direction of the arrow always points from the positive P-type region to the negative N-type region for both transistor types, exactly the same as for the standard diode symbol.

The transistor is ability to change between these two states enables it to have two basic functions: "switching" (digital electronics) or "amplification" (analogue electronics). Then bipolar transistors have the ability to operate within three different regions:

- Active region: The transistor operates as an amplifier and $I_C = \beta I_B$
- Saturation: The transistor is "Fully-ON" operating as a switch and $I_C = I_{Sat}$
- Cut-off: The transistor is "Fully-OFF" operating as a switch and $I_C = 0$

2 BJT simulation circuit

Implement the following circuit in PSPICE. The new component used is **QBreakN NPN**, which can be found in the Favorites list. The default transistor gain is $\beta = 100$, and the saturated voltage $V_{CE(Sat)} = 0.65 V$




Figure 1.2: Simple connection with transistor

For a bias point simulation profile, the following results are expected:




Figure 1.3: Bias profile simulation results

It is assumed that $V_{BE} = 0.7V$, the simulation results in PSPice are explained as follows:

- According to the Ohm's Law, $I_B = (V_{BB} V_{BE})/R1 = (5V 0.7V)/10k = 0.43mA$
- It is assumed that the transistor is in linear (or active) mode, $I_C = \beta * I_B = 43 \text{mA}$
- Finally, in order to confirm the assumption above, $V_{CE} = V_{CC} I_C * R2 = 10V 43mA$ * 100Ohm = 5.7V

Since $V_{CE} > V_{CE(Sat)}$, the transistor is working in the linear mode, to confirm our assumption. Moreover, the theory calculation is very close to the PSpice simulations.

3 Exercise and Report

3.1 BJT in Saturation Mode

Change the value of **R1 to 1k** and run the simulation again. Capture the simulation results and explain the values of I_B , I_C , V_{CE} . The default transistor gain is $\beta = 100$, and the saturated voltage $V_{CE(Sat)} = 0.65V$ and $V_{BE} = 0.7V$.

Your image goes here:

The results in PSpice are explained as follows:

- According to the Ohm's Law, $I_B = \dots$
- It is assumed that the transistor is in linear (or active) mode, $I_C = \beta * I_B = \dots$
- Finally, in order to confirm the assumption above, $V_{CE} = V_{CC} I_C * R2 = \dots$

Since V_{CE} < 0, our assumption is not correct. The transistor stays in saturation mode. Therefore, I_C is determined as follows:

 $I_C = (V_{CC} - V_{CE(Sat)})/R2 = \dots$

3.2 DC Sweep Simulation

The schematic in the first exersice with $\mathbf{R1} = \mathbf{1k}$ is re-used in this exercise. However, a DC-Sweep simulation mode is performed with V1 is varied from 0V to 5V (0.1V for the step), as follows:




Figure 1.4: DC-Sweep profile for simulation

Run the simulation and trace for the current I_C according to the value of V1. Capture your screen and plot it in the report. Please increase the width of the curve.

Your image goes here:

3.3 BJT used as a Switch

For a given BJT circuit, determine R1 and R2 to have IC saturated at 50mA. In this saturation mode, $V_{CE(Sat)}$ is 30mV. Assume that $V_{BE} = 0.7$ V and the current gain $\beta = 100$.




Figure 1.5: BJT used as switch in saturation mode

Present your solution to determine R1 and R2. Perform the simulation in PSpice to confirm the results. Capture the screen in PSpice and present in the report.

Your image goes here:

3.4 Drive a device with an NPN BJT

This exercise has a 5V logic output (the V_{ter} in Figure 1.6) that can source up to 10mA of current without a severe voltage drop and stand a maximum current of 20mA. If the logic terminal sources a current larger than 20mA, it would be damaged. Or, if it sources a current larger than 10mA, the V_{ter} voltage will drop to less than 4V. We should avoid this drop in many cases. However, this logic terminal has to be used to drive an electrical component with an equivalent internal resistance of 5 ohms (the LOAD in Figure 1.6) and requires a current of at least 300mA and not exceeding 500mA to function normally. Given that we have an NPN transistor with the current gain β equals 100, the maximum I_C current is 400mA, and the barrier potential at the BE junction is $V_{BE} = 0.7V$, select a resistor available in the market to replace the resistor R_B revealed in Figure 1.6. to make the circuit function well. After that, perform a simulation to double-check your selection.




Figure 1.6: Select a resistor available in the market for R_B

3.4.1 Theory calculations

Notes:

Explanations, formulas, and equations are expected rather than only results.

According to the limits of the LOAD and the transistor, we have:

| | \dots (min) $< I_C < \dots$ | (max) |
|-------------------------|---|--------------|
| | \dots (min) $< I_B < \dots$ | (max) |
| With $I_B(min) = \dots$ | | we have: |
| $R_B(max) = \dots$ | | |
| With $I_B(max) = \dots$ | ••••• | we have: |
| $R_B(min) = \dots$ | | |
| So: | | |
| | \dots (min) $< R_B < \dots$ | (max) |
| R_B selected: | • | |

3.4.2 Simulation

Your image goes here

3.4.3 Compare

| | | Tl | neory | 7 | P | Spice | • |
|-----------------|-------|----------|-------|-------|----------|-------|-------|
| | R_B | V_{BE} | I_B | I_C | V_{BE} | I_B | I_C |
| $R_B(min)$ | | | | | | | |
| $R_B(max)$ | | | | | | | |
| $R_B(selected)$ | | | | | | | |

3.5 Simple bias configuration

The circuit given in Figure 1.7 is known as a simple kind of NPN bias configuration. First, students simulate the circuit with two values of RC, respectively 10 Ohms and 1k Ohms. Then, give your statement on the change of the current I_E and explain the phenomena.




Figure 1.7: Simple bias configuration

3.5.1 Simulation

Your images go here (2 images)

Step 1: Simulate the circuit with $R_C = 10$ Ohms.

Step 2: Simulate the circuit with $R_C = 1$ k Ohms.

3.5.2 Circuit analysis

Conduct some theoretical calculation to explain for the phenomena you have observed from the simulation.

| • | • • | • • | • • | • • | • • | • • | • • | • • | • • | • | • | • | • • | • • | • | • | • • | • | • • | • | • • | • | • • | • | • | • | • | • • | • | • | • | • | • • | • • | • | • | • • | • • | • | • | • • | • • | • | • • | • • | • | • | • • | • • | • | • • | • • | • • |
|---|-----|-----|-------|-----|-----|-----|-----|-----|-----|---|---|---|-----|-----|---|---|-----|---|-----|---|-----|---|-----|---|---|---|---|-----|---|---|---|---|-----|-----|---|---|-----|-----|---|---|-----|-----|---|-----|-----|---|---|-----|-----|---|-----|-----|-----------|
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | • • | • • | • • • | | | | | | | | | • | | | | • | | | | | • | | | | | | | | • | | • | • | | | • | | ٠. | | • | | ٠. | • | | | | • | | | • | | | | . |
| | • • | | • • • | | | | | | | | | • | | | | • | | | | | • | | | | | | | | • | | | | | | • | | | | • | | | | | | | • | | | | | | | . |
| | | | • • | | | | | | | | | • | | | | • | | | | | | | | | | | | | • | | | | | | • | | | | • | | | | | | | • | | | • | | | | . |
| | | | • • • | | | | | | | | | • | | | | | | | | | • | | | | | | | | • | | | • | | | • | | | | • | | ٠. | • | | | | • | | | • | | | | . |
| | | | • • | | | | | | | | | • | | | | • | | | | | | | | | | | | | • | | | | | | • | | | | • | | | | | | | • | | | • | | | | . |
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

3.6 PNP Circuit

Figure 1.8 shows a very typical PNP transistor circuit. Calculate I_B , I_E , and I_C then simulate the circuit to double-check your calculation. Assume the current gain $\beta = 100$.




Figure 1.8: A PNP Circuit

3.6.1 Theoretical calculation

Notes:

Explanations, formulas, and equations are expected rather than only results.

| V_{EE} | 3 = | • • • • • | • • • • • | • • • • • | • • • • • | • • • • • | • • • • | • • • • | • • • • | • • • • | | • • • • | • • • • | • • • • | • • • • | • • • • | |
|----------|-----|-----------|-----------|---------------|-------------|-----------|---------|---------|-------------|---------|---------|---------|---------|---------|---------|---------|------|
| I_B = | = | | | | | • • • • | | • • • • | | | • • • • | | | | | • • • • | |
| I_C = | = | | | | | • • • • | | | | | • • • • | | | | | | |
| I_E = | = | | | | . . | | | | | | | | | | | | |

3.6.2 Simulation Your image goes here 3.6.3 Comparison

 I_B (In theory) = I_B (simulation) =

 I_C (In theory) = I_C (simulation) =

 I_E (In theory) = I_E (simulation) =

3.7 Circuit with NPN and PNP bipolar junction transistors

Give the circuit in Figure 1.9. Calculate the Voltage at all nodes and the current in all branches. Assume the current gain of both transistors is the same at $\beta = 100$. Then perform a simulation and compare the result with the theoretical calculation.




Figure 1.9: Circuit with NPN and PNP bipolar junction transistors

3.7.1 Theoretical calculation

Notes:

Explanations, formulas, and equations are expected rather than only results.

| <u>=</u> | $\dots V_B$, therefore the transistor Q_2 is \dots , we have the following equation: |
|--|---|
| I_{BE} (hereinafter called I_B) = | (1) |
| Solve (1) we have $I_B = \dots$ | |
| I_C = | |
| $I_{EG} = \dots$ | |
| $V_E = \dots $ | |
| V_{R} – | |

3.7.2 Simulation

Your image goes here

3.7.3 Comparison

| I_B (In theory) = | I_B (simulation) = |
|------------------------|-------------------------|
| I_C (In theory) = | I_C (simulation) = |
| I_{EG} (In theory) = | I_{EG} (simulation) = |
| V_E (In theory) = | V_E (simulation) = |
| V_R (In theory) = | V_R (simulation) = |

3.8 NPN Circuit with E resistance

In Figure 1.10, calculate all the values of I_B , I_C , I_E , V_E , and V_C . Assume the voltage drop $V_{BE} = 0.7$ V and the current gain coefficient of the transistor is $\beta = 100$. Then, perform a simulation to double-check your theoretical calculations.




Figure 1.10: NPN Circuit with E resistance

3.8.1 Theoretical calculation

Notes:

Explanations, formulas, and equations are expected rather than only results.

According to the, we have the following equation:

| \iff (1) |
|----------------------------------|
| Solve (1), we have $I_B = \dots$ |
| I_C = |
| I_E = |
| V_E = |
| <i>V_C</i> = |

3.8.2 Simulation

Your image goes here

3.9 Darlington circuit

The circuit given in Figure 1.11 is known as a darlington circuit. Calculate I_{BE} , I_{AC} , I_{AL} , and the overall current gain $\frac{I_{AL}}{I_{BE}}$. After that, simulate the circuit to double-check your theoretical calculations. Assume both transistors have the same current gain coefficient $\beta = 100$.




Figure 1.11: Darlington circuit

3.9.1 Theoretical calculation

Notes:

Explanations, formulas, and equations are expected rather than only results.

| I_{BE} | • | | • | • | | • | | • | • • • • • • |
|-------------------------|---|-------------------|---|---|-------------------|---|---|---|-------------|
| I_{AC} | | | | | | | | | • • • • • • |
| I_{AL} | | | | ••••• | | | | | • • • • • • |
| $\frac{I_{AL}}{I_{BE}}$ | | • • • • • • • • • | | | • • • • • • • • • | | • | · • • • • • • • • • • • • • • • • • • • | |

3.9.2 Simulation

Your image goes here

3.10 Common base

Figure 1.12 shows a bias techniques named common base bias. Calculate the values of I_E , I_B , I_C , and V_{CE} . Then simulate the circuit to double-check your theoretical calculations. Assume the current gain coefficient $\beta = 100$.




Figure 1.12: Common base

3.10.1 Theoretical calculation

Notes:

Explanations, formulas, and equations are expected rather than only results.

| $I_C =$ | | | • • | | | | • | | | | ٠. | • | | • | | • | | | ٠. | ٠. | ٠. | • | ٠. | | ٠. | | | |
|---------|---|------|-----|------|------|------|-------|------|------|------|--------|---|------|-------|------|---|------|------|----|----|----|---|--------|------|----|------|------|------|
| VC_E | = | | | | | | | | | | | | | | | | | | | | | | | | | | | |

3.10.2 Simulation

Your image goes here

3.11 Current mirror

The circuit shown in Figure 1.13 is known as a current mirror circuit. First, students do some theoretical calculations to get an understanding of it. After that, perform a simulation to double-check its principles and your analysis. Assume that the two transistors Q1 and Q2, are the same type and the current gain $\beta = 100$.




Figure 1.13: Current mirror circuit example

| Why is the circuit in Figure 1.13 called circuit mirror? |
|--|
| Now, replace the resistor R_1 with a 100-Ohms one. Next, calculate all the values again Then, finally, simulate the new circuit and explain the phenomena you've observed. |
| <i>I_{CTRL}</i> = |
| $I_{C_1} = \dots$ |
| $I_{B_1} = I_{B_2} = \dots$ |
| I_L = |

| the 2na simulation result goes here: | | | |
|--------------------------------------|-------|-------|---|
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| What is the phenomena? | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| Explain: | | | |
| | | | |
| | ••••• | ••••• | • • • • • • • • • • • • |
| | | | • |
| | | | |
| | | | • • • • • • • • • • • • • |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | • |

3.12 BJT's logic gate application

Figure 1.14 describes a straightforward NOT gate theoretical implementation using an NPN bipolar junction transistor. In the circuit, the NPN junction transistor operates in the saturation mode.




Figure 1.14: NPN theoretical NOT gate

V1 = 0 When the source is off, the voltage would be 0V.

V2 = 5 When the source is on, the voltage would be 5V.

TD = 0 Delay time. This exercise assumes that there is no delay.

TR = 5ns The rise time of the pulse (from off to on stage).

TF = 3ns The fall time of the pulse (from on to off stage).

PW = 50ms Pulse width: The time in which the source keeps on.

PER = 100ms The period of the signal.

Tips:

To get the Voltage Pulse Source component in the PSpice for TI, go to *Place -> Pspice Compoment... -> Source -> Voltage Sources -> Pulse.*

3.12.1 Simulation

Your image goes here

But, wait! How large is the maximum current this NOT gate can source? Of course, it cannot exceed 5V/10kOhm. How tiny it is! So, what if we want to use it to drive an LED? Just put an additional 220 Ohm resistor in parallel with the existing 10k one. And in this case, the 10k resistor is quite useless. Therefore, in many cases, people let the collector pin of the transistor open. This design is called open-collector output, as shown in Figure 1.15.




Figure 1.15: Open-collector output example

But, with this design, the input of another IC can't read the voltage of this output. Because without a pull-up resistor, the voltage V_C is floating. To read this voltage, the users have to pull it up using a resistor. There advantage here is to let the users choose the value of the pull-up resistor as their desire.




Figure 1.16: External pull-up resistor whose value selected by the users

By the side, the open-collector design manner gives an exciting way of the use of these outputs, as shown in Figure 1.17. The open-collector wired output is at the LOW level if one of the elements is LOW and is HIGH only when all the elements output HIGH.




Figure 1.17: Wired open-collector outputs

3.13 Opto

The element OK_1 in Figure 1.18 is an optocoupler, which includes a light-emitting diode (LED) and a photodiode. The photodiode's conductivity depends on the intensity of the light emitted by the LED, and of course, depends on the current intensity through the LED. When the voltage across the LED is lower than its barrier potential, the Opto is cutoff. When there is current through the LED, the Opto is in the transfer mode. Like the current gain β of a BJT, the Opto also has the current transfer ratio (CTR). Assume the LED has its own barrier potential $V_F = 1.7V$, and the Opto has the CTR = 2. Calculate the voltage V_{OUT} when the switch is closed. Finally, give your idea about what we may use an Opto for, and how to use it?




Figure 1.18: Voltage isolation with opto

| $I_F = I_{R_1} = \dots$ | | |
|-------------------------|------|--|
| $I_{R_2} = \dots$ | | |
| $V_{OUT} = \dots$ | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |