Lab 2: Game Access Control on FPGA

Thomas Vo 2179861

ECE 5440

Introduction

This game is a binary arithmetic game, where players toggle switches to reach the target sum of 1111 (binary 15).




Figure 1. Diagram for Controls and Displays

As shown above in Figure 1, the 7-segment displays show the number entered by player 1, player 2, and the sum of the two numbers entered. The LEDs on the left show if the numbers entered match to 1111 and if the numbers entered do not match to 1111. The LEDs on the right show if the user is logged out or logged in. Player 1's switches are the 4 left-most switches and player 2's switches are the 4 right-most switches. The switches used to enter the password are also player 2's switches. The 4 buttons are used to load player 2's switches to the display, load player 1's switches to the display, load the (4) four password digits to the display, and to reset the status of the game.

The game starts with the player entering the password, which requires entering a password. If it is correct, the game is logged in. If not, the game remains logged in and will not be able to play the game until a successful password attempt. Then the game starts with player 1 choosing a number, and without player 2 seeing player 1's switches, player 2 must correctly input the number required to add up to 1111. If player 2 inputs correctly, they get a point, and if not, player 1 gets a point. This process is repeated and player 2 will start the next round. The winner will have the most points.

If the user wants to log out, they can do so by pressing the password entering button again. This will log them out, as shown on the LED. If they want to log back in, they should press the password entering button once more, and then enter the password to log back in.

If the user wishes to reset the game at any time, they can press the reset button which will reset all progress and take the user back into the log in phase.

System Architecture Design

Shown below in Figure 2 is the system architectural design, which shows the modules, input signals, and output signals.




Figure 2. Top-level System Architectural Design

The top-level system module connects the adder, decoder, verification, button shaper, load register, and access controller modules to perform the game's functions. The input signals are player 1 and 2's inputs, which are 4-bit signals, and player 1's, player 2's, password/ log out's button, and reset button, which are 1-bit signals. The 7-bit output signals are the displays of player 1, player 2, the sum. The 1-bit output signals are the matching, non-matching, logged-in, and logged-out LEDs.

Access Controller




Figure 3. Access Controller




Figure 4. Finite State Machine for Access Controller

The Access module manages user authentication by processing a four-digit passcode and controlling system access. It transitions through multiple states to verify the entered passcode, granting access if the correct sequence (9-8-6-1) is entered. The module outputs LogIn and LogOut signals to indicate access status and controls Load_P1_Out and Load_P2_Out based on input signals. If an incorrect passcode is entered, the module resets to the initial state. The input signals are PassDigit, PassEnter, Load_P1_In, Load_P2_In, clk, rst, and LogOut_Input, while the output signals are LogIn, LogOut, Load_P1_Out, and Load_P2_Out.

Button Shaper




Figure 5. Button Shaper




Figure 6. Expected Waveform for Button Shaper




Figure 7. Finite State Machine drawing for Button Shaper

The buttonShaper module converts a button input into a predictable digital signal. It uses a finite state machine with three states: init, pulse, and wait_s. When the button is pressed, the module outputs a clean pulse signal on b_out. The input signals are b_in, clk, and rst, and the output signal is b_out.

Load Register




Figure 8. Load Register

The LoadRegister module is a 4-bit register that stores data from the input D_in until a button press. It updates its output D_out on the rising edge of the clock when the Load signal is high. If the reset (rst) is low, the register is cleared to 0000. The input signals are D_in, clk, rst, and Load, and the output signal is D_out.

Adder




Figure 9. Adder Module

The adder module takes two 4-bit inputs and performs a logical AND, outputting a 4-bit output. The adder module also outputs two 1-bit outputs for the matching and non-matching LEDs. The signal names for the inputs are: "num1" and "num2", and the output names are: "out", "led_match_on", and "led_match_off", respectively.

Seven Segment Decoder




Figure 10. Seven Segment Decoder

The sevenSegDecoder_X module takes a 4-bit input signal and decodes it to be able to be read by the seven-segment display in the form of a 7-bit output signal. The input signal is "decode_in" and the output signal is "decode_out".

Is15 Verification Module




Figure 11. Is15 Verification Module

The Is15 module is a verification module that takes a 4-bit input from the Adder module and determines if it is 15 or not. It outputs two signals, "led_match_on" and "led_match_off", which are 1-bit signals to turn on/off the LEDs.

Simulation Results




Figure 12. Simulation for Access Controller

The testbench verifies the Access Controller by testing correct and faulty password entries, login, and logout functions. It begins with a reset, then tests a correct 9-8-6-1 password entry, confirming successful login by asserting Load_P1_In. Logging out is simulated with LogOut_Input, followed by Load_P2_In to test another login attempt. After a reset, a second test introduces an incorrect second digit to confirm access denial. The testbench ensures correct password handling, proper logout behavior, and system reset functionality.




Figure 13. Simulation for Button Shaper

The testbench initializes the ButtonShaper module by setting up the clock, reset, and button input signals. It begins with a reset sequence to ensure a known initial state. The first test simulates a long button press by setting b_in low for multiple clock cycles before releasing it back to high. After a delay, the button is pressed and released again to verify consistent behavior. This test ensures that the ButtonShaper correctly processes and stabilizes button signals, effectively handling debounce effects.




Figure 14. Load Register Simulation

The testbench initializes the LoadRegister module, generating a clock signal and setting up the reset and load controls. It begins by asserting a reset to ensure a known initial state before releasing it. The first test sets D_in to 0001 and enables the load signal to store the value in the register, then disables load to hold the value. Next, D_in is updated to 1111 without loading to confirm that the register retains its previous value. Finally, D_in is set to 0111, and after enabling load, the new value is stored in the register. This verifies that the register correctly loads and holds data as expected.




Figure 15. Adder Simulation

The testbench tested two matching cases, 1 non-matching case, and 1 overflow case (non-matching). I tested 10+5 & 15+0, these both resulted in 1111 (15). I also tested 2+3, which resulted in 0101 (5). Lastly, I tested 15+1, which resulted in 0000 (0).

In cases where there was a match (1111), the matching LED signal was set to ON and the non-matching LED was set to OFF. When there was not a match, the matching LED signal was set to OFF and the non-matching LED was set to ON. These results were expected and correct.

For Figure 4 below, the simulation for the sevenSegDecoder is shown.



Figure 16. Simulation for sevenSegDecoder

The testbench was simple and tested for each input and output its corresponding 7-segment signal. All outputs were expected and correct.

FPGA Board Testing Results




Figure 17. Default State / Reset State

This shows the board when it is first powered on and when it is reset.




Figure 18. Logged In State

This shows the board whenever the player successfully logs in, as shown by the LED on the right turning on.




Figure 19. Log Out After Playing

After a game has been played, the user logs out by pressing the password entry button. This logs the user out, as indicated by the LED on the right.




Figure 20. Matching Case

Player 1 inputs a binary 10 (A) and player 2 inputs a binary 5. This adds to 15 (1111 or F) and the matching LED lights up. This functions as expected.



Figure 21. Non-matching Case

Player 1 inputs a binary 1 and player 2 inputs a binary 1. This adds to 2 and the non-matching LED lights up. This functions as expected.

Video Demo

gameplay and load reg.MOV

This shows gameplay after being logged in and demonstration of the load registers.

reset.MOV

This shows how the reset button operates.

log out and re login.MOV

This shows the log out feature and logging back in.

password entry to log in.MOV

This shows logging in for the first time to operate the game.

Conclusion

I have successfully built and completed lab 2, which was implementing a mental binary math game on an FPGA with load registers, button shapers, and access controller modules. The bonus features implemented were the matching, non-matching LEDs, and the log-out feature.

Appendix

```
// Top Level module for Lab 2

module Lab2 VO_Thomas (
pl_in, p2_in, clk, rst,
pl_button, p2_button, pass_LogOut_button,
pl_in, p2_in, clk, rst,
pl_button, p2_button, pass_LogOut_button,
pl_out, p2_out, sum_out,
sum_led_nonMatch, sum_led_Match,
logOut_LED, LogIn_LED

input [3:0] pl_in, p2_in;
input p1_button, p2_button, pass_LogOut_button, clk, rst;
output [5:0] pl_out, p2_out, sum_out;
output sum_led_nonMatch, sum_led_Match, LogOut_LED, LogIn_LED;

//configure buttons first **NOT reset
wire p1_To_Access, p2_To_Access, pass_To_Access, clk, rst);
buttonShaper pbuttonShaper(p1_button, p1_To_Access, clk, rst);
buttonShaper pass_UtonShaper(p1_button, p2_To_Access, clk, rst);
buttonShaper LogOut(pass_LogOut_button, LogOut_To_Access, clk, rst);
buttonShaper LogOut(pass_LogOut_button, LogOut_To_Access, clk, rst);
//configure player inputs to Load Registers
wire [3:0] loadReg_D1_out, loadReg_D2_out;
wire Load P1_out, Load P2_out;
LoadRegister p1loadReg(p1_in, loadReg_D1_out, clk, rst, Load_P1_out);
LoadRegister p1loadReg(p1_in, loadReg_D2_out, clk, rst, Load_P2_out);
//connect_loadRegs_to Adder and Decoders
wire [3:0] AddertoIs15, AddertoDecoder, Sum_out);
// LoadRegister p25SD(loadReg_D1_out, p1_out);
sevenSegDecoder p15SD(loadReg_D1_out, p1_out);
sevenSegDecoder p25SD(loadReg_D1_out, p1_out);
sevenSegDecoder p25SD(loadReg_D1_out, p1_out);
sevenSegDecoder adder(AddertoDecoder, sum_out);
// Is15 module

1s15 verify(AddertoDecoder, sum_led_Match, sum_led_nonMatch);
/// LogOut_LED_Load_P1_out, Load_P2_out, rst, clk, pass_LogOut_button);
endmodule
```

Figure 22. Top Level Module Code

Figure 23. Access Controller Code 1/3

```
digit2:begin
    LogIn <= 1'b0;
LogOut <= 1'b1;
Load_P1_Out <= 1'b0;
Load_P2_Out <= 1'b0;
if(PassEnter == 1'b1)begin
    if(PassDigit! = 4'b1000) //incorrect - 8
    Flag <= 1'b0;
state <= digit3;
end
    else
    state <= digit2;
end

digit3:begin
    LogIn <= 1'b0;
Load_P2_Out <= 1'b0;
Load_P2_Out <= 1'b0;
Load_P2_Out <= 1'b0;
if(PassEnter == 1'b1)begin
    if(PassDigit! = 4'b0110) //incorrect - 6
    Flag <= 1'b0;
state <= digit4;
end

digit4:begin
    LogIn <= 1'b0;
Load_P2_Out <= 1'b0;
state <= digit4;
end

digit4:begin
    LogIn <= 1'b0;
Load_P2_Out <= 1'b0;
load_P2_Out <= 1'b0;
state <= digit3;
end

digit4:begin
    LogIn <= 1'b0;
Load_P2_Out <= 1'b0;
load_P2_Out <= 1'b0;
state <= digit4:
end

digit4:begin
    LogIn <= 1'b0;
state <= digit4:
end

digit4:begin
    LogIn <= 1'b0;
state <= digit4:
end

else
    state <= digit4;
end

verify:begin

if(Passed;
else
    state <= passed;
</pre>
```

Figure 24. Access Controller Code 2/3

```
verify:begin
  if(Flag == 1'b1)
                    state <= digit1;</pre>
         passed:begin
LogIn <= 1'b1;</pre>
              LogOut <= 1'b0;
               if(Load_P1_In == 1'b1)
                  Load_P1_Out <= 1'b1;
               if(Load_P2_In == 1'b1)
                   Load_P2_Out <= 1'b1;
               //if loggedout is pressed, transition to logged outt state
if(LogOut_Input == 1'b1)
                    state <= logged_out;</pre>
         logged_out: begin
LogIn <= 1'b0;</pre>
              LogOut <= 1'b1;
              Load_P1_Out <= 1'b0;
              Load_P2_Out <= 1'b0;
              // User must re-enter the password to log back in
if(PassEnter == 1'b1)
                   state <= digit1;</pre>
         default: begin
    state <= digit1;</pre>
              Flag <= 1'b1;
              LogIn <= 1'b0;
LogOut <= 1'b1;
              Load_P1_Out <= 1'b0;
               Load_P2_Out <= 1'b0;
         end
endmodule
```

Figure 25. Access Controller Code 3/3

```
// ECE 5440
// Thomas Vo 9861
output b_out;
input clk, rst;
reg b_out;

parameter init = 0, pulse = 1, wait_s = 2;

reg[2:0] state, stateNext;

always @(state, b_in) begin
      case (state)
    init:begin
    b_out = 1'b0;
    if(b_in == 1'b1)
        stateNext = init;
             stateNext = pulse;
             pulse: begin
b_out = 1'b1;
                    __
stateNext = wait_s;
             wait_s: begin
b_out = 1'b0;
                    if(b_in == 1'b1)
stateNext = init;
                          stateNext = wait_s;
             default:begin
  b_out = 1'b0;
                   stateNext = init;
always @(posedge clk) begin
if(rst == 1'b0)
             state <= stateNext;</pre>
endmodule
```

Figure 26. Button Shaper Code

```
// ECE 5440
// Thomas Vo 9861
// Button Shaper Testbench
// Testbench for ButtonShaper

'timescale Ins/100ps
module testbench_buttonShaper ();

reg b_in, clk, rst;
wire b_out;
always begin
clk = 1'b0;
file = 1'b1;
file = 1'b1;
file = 1'b1;
file = 1'b2;
end

buttonShaper DUT_buttonShaper(b_in, b_out, clk, rst);
initial begin
//initialize inputs
clk = 1'b0;
st = 1'b0;
b_in = 1'b1;
//apply reset
@(posedge clk);
#5 b_in = 0;
#200;
#5 b_in = 1; //set b_in to 1 again (button release)
#100;
// press button for 2nd time
@(posedge clk);
@(posedge clk);
#5 b_in = 0;
#200;
#5 b_in = 1;
#100;
end
#00dule
```

Figure 27. Button Shaper Testbench Code

Figure 28. Load Register Code

Figure 29. Load Register Testbench Code 1/2

```
#5 D_in = 4'b0001;
       @(posedge clk);
       #5 Load = 1'b1;
       @(posedge clk);
       #5 Load = 1'b0;
       @(posedge clk);
       #5 D_in = 4'b1111;
       @(posedge clk);
       @(posedge clk);
       @(posedge clk);
       #5 D_in = 4'b0111;
       @(posedge clk);
       @(posedge clk);
       #5 Load = 1'b1;
       @(posedge clk);
       #5 Load = 1'b0;
       @(posedge clk);
endmodule
```

Figure 30. Load Register Testbench Code 2/2

```
//ECES440 10409 ADD
// Thomas Vo 9861
//Verification module

module Is15(is15_in, led_match_on, led_match_off);
input [3:0] is15_in;
output led_match_on, led_match_off;
reg led_match_on, led_match_off;

always @(*) begin
if(is15_in == 4'b1111) begin
led_match_off = 1'b1;
led_match_off = 1'b0;
end

else begin
led_match_off = 1'b0;
led_match_off = 1'b1;
end

end
end
end
end
end
end
end
end
del
```

Figure 31. Is15 Verification Module Code

Figure 32. Adder Module Code

```
1  //ECES440 10409 ADD
2  // Thomas Vo 9861
3  //Adder Testbench
4
5  'timescale 1ns/100ps
6  module Testbench_Adder();
7
8  reg[3:0] num1_s,num2_s;
9  wire [3:0] out_s,out2_s;
10
11  Adder DUT_Adder(num1_s,num2_s,out_s,out2_s);
12
13  initial begin
14  //Matching numbers
15  // 10 + 5
16  num1_s = 4'b1010; num2_s = 4'b0101;
17  #10;
18  // 15 + 0
19  num1_s = 4'b1111; num2_s = 4'b0000;
19  #10;
20  #10;
21  //Non matching
22  //2 + 3
23  num1_s = 4'b0010; num2_s = 4'b0011;
24  #10;
25  //Overflow case
26  //15 + 1
27  num1_s = 4'b1111; num2_s = 4'b0001;
28  end
29  endmodule
```

Figure 33. Adder Testbench Code

```
1 //ECES448 18489 ADD
2 // Thomas Vo 9861
3 //Seven Segment Decoder Module
4
5
6 module sevenSegDecoder (
7 decode_in, decode_out
8 v);
9 input [3:0] decode_in;
10 output [6:0] decode_in;
11 output [6:0] decode_out;
12 always @(decode_in) begin
13 case (decode_in)
14 d'be001: begin decode_out = 7'b1000000; end //0
4'be001: begin decode_out = 7'b1111000; end //1
16 d'be001: begin decode_out = 7'b0100100; end //2
4'be011: begin decode_out = 7'b0100100; end //2
4'be011: begin decode_out = 7'b1111000; end //4
4'b0101: begin decode_out = 7'b1111000; end //4
4'b0101: begin decode_out = 7'b1111000; end //5
4'b0111: begin decode_out = 7'b1111000; end //7
4'b1001: begin decode_out = 7'b10000000; end //7
4'b1011: begin decode_out = 7'b10000000; end //9
4'b1010: begin decode_out = 7'b0000000; end //9
4'b1100: begin decode_out = 7'b0000000; end //6
4'b1100: begin decode_out = 7'b0000000; end //A
4'b1100: begin decode_out = 7'b0000010; end //C
4'b1101: begin decode_out = 7'b0000010; end //C
4'b1111: begin decode_out = 7'b0000110; end //C
```

Figure 34. Code for sevenSegDecoder Module

Figure 35. Seven Segment Decoder Testbench Code