

# Lab 3: Hardware-based True Random Number Generator and Timer Control on FPGA

Thomas Vo  
2179861

ECE 5440

# Introduction

This game is a binary arithmetic game where a player toggles switches to reach a target sum of 1111 (binary 15). A hardware-based Random Number Generator (RNG) determines the second number.




Figure 1. Diagram for Controls and Displays

As shown in Figure 1, the 7-segment displays show the number entered by the player, the randomly generated number, and their sum. LED indicators show whether the entered numbers match 1111, as well as the player's login status. The 4 right-most switches are for the player's input, while a push button is used to generate a random number. The 4 left-most switches are used to enter a password at the start of the game.

The game begins with the password entry phase. If the correct password is entered, the system unlocks, and the player can start the game. If the password is incorrect, the system remains locked, preventing any inputs.

Once logged in, the player selects a number using the RNG button. The player generates a second number, which determines the sum. If the sum matches 1111, the player earns a point. Otherwise, the round continues with new numbers.

A game timer (default: 99 seconds) controls gameplay, counting down while the player tries to complete as many successful rounds as possible. The timer remains at 00 until the password is verified, after which pressing the GAME button starts the countdown. Once time runs out, no further inputs are accepted. Pressing the GAME button again resets the timer to 99 seconds, allowing for a new session.

At the end of the game, a bonus scoring feature displays the total number of successful rounds on two 7-segment displays (in base-10). The scoring display is only active after the game ends.

If the user wishes to reset the game at any time, they can press the reset button, which clears all progress and returns the system to the login phase.

# System Architecture Design

Shown below in Figure 2 is the system architectural design, which shows the modules, input signals, and output signals.





Figure 2. Top-level System Architectural Design

The top-level system module connects the adder, decoder, verification, button shaper, load register, and access controller modules to perform the game's functions. The input signals are player 1 and 2's inputs, which are 4-bit signals, and player 1's, player 2's, password/ log out's button, and reset button, which are 1-bit signals. The 7-bit output signals are the displays of player 1, player 2, the sum. The 1-bit output signals are the matching, non-matching, logged-in, and logged-out LEDs.

# Digit Timer



*Figure 3. Digit Timer*

The digitTimer module implements a two-digit countdown timer using two dt submodules to represent the ones and tens places. It operates based on a one-second timer pulse generated by the oneSecTimer module. The timer starts decrementing when timer\_enable is asserted, counting down from 99 to 00. The dt module handles individual digit decrements, borrowing from the next digit when necessary. If the countdown reaches zero, the timeout signal is asserted. The timer can be reset via rst or reconfigured to restart at 99 using reconfig. The input signals include clk, rst, timer\_enable, and reconfig, while the output signals are ones, tens, and timeout.

## RNG and RNG Latch




Figure 4. RNG and RNG Latch

The **rng** module generates a 4-bit random number using a counter-based approach. The random number updates when **rng\_gen** is toggled, with an inverted signal (**inv\_in**) controlling the counter module. The **rng\_latch** module ensures stability by capturing and storing the random number only when the **rng\_button** is released (falling edge detection). This prevents rapid changes and ensures a consistent output. The **rst** signal resets the stored value to 0000. The input signals for the system include **rng\_gen**, **rng\_button**, **clk**, **rst**, and **rng\_value**, while the output signal is **stable\_rng\_value**, representing the latched random number.

## MUX 3 to 2




Figure 5. MUX 3 to 2

The mux3to2 module is a multiplexer that selects between two sets of 4-bit values based on the gameover\_s signal. If gameover\_s is 1 (game over), the module outputs score\_ones and score\_tens, representing the final score. Otherwise, it outputs sum and sets tens\_out to 0. This allows dynamic switching between the current game sum and the final stored score. The module takes sum, score\_ones, score\_tens, and gameover\_s as inputs and produces out and tens\_out as outputs.

## Score




Figure 6. Score

The score module extracts the ones and tens digits from a 7-bit win count (ranging from 0 to 99). It computes the tens digit by performing integer division by 10 and the ones digit using the modulus

operation. This allows the win\_count value to be split into two separate 4-bit outputs, making it easier to display or process. The module takes win\_count as an input and outputs ones and tens.

## One Second Timer




Figure 7. One Second Timer

The `oneSecTimer` module generates a one-second timeout pulse by cascading three counters: `timer_1ms`, `count_to_100`, and `count_to_10`. The `timer_1ms` module produces a 1 ms pulse by counting 50,000 clock cycles (assuming a 50 MHz clock). This pulse feeds into the `count_to_100` module, which counts 100 pulses to generate a 100 ms timeout signal. Finally, the `count_to_10` module accumulates ten 100 ms pulses to produce a 1-second timeout pulse. The module resets when `rst` is asserted and operates when `enable` is active. The input signals include `clk`, `rst`, and `enable`, while the output signal is `one_sec_timeout`, indicating the completion of a one-second interval.

# Access Controller




Figure 8. Access Controller



Figure 9. Finite State Machine for Access Controller

The Access module manages user authentication and system control by processing a four-digit passcode and handling various states for gameplay and reconfiguration. It transitions through multiple states to verify the entered passcode, granting access if the correct sequence (9-8-6-1) is entered. Once verified, the module enables system reconfiguration, gameplay activation, and win tracking. It controls various system components, including a random number generator (rng\_gen), a timer (timer\_enable), and indicators (loginLED, logoutLED, gameover). If an incorrect passcode is entered, the module resets to the initial state. Additionally, it monitors gameplay, detecting timeouts and tracking the number of wins (win\_count). The input signals are PassDigit, PassEnter, Load\_P1\_In, rng\_button, timeout, clk, rst, and win, while the output signals include Load\_P1\_Out, rng\_gen, timer\_enable, reconfig, logoutLED, loginLED, and gameover.



# Button Shaper




Figure 10. Button Shaper




Figure 11. Expected Waveform for Button Shaper




Figure 12. Finite State Machine drawing for Button Shaper

The buttonShaper module converts a button input into a predictable digital signal. It uses a finite state machine with three states: init, pulse, and wait\_s. When the button is pressed, the module outputs a clean pulse signal on b\_out. The input signals are b\_in, clk, and rst, and the output signal is b\_out.

# Load Register




Figure 13. Load Register

The LoadRegister module is a 4-bit register that stores data from the input D\_in until a button press. It updates its output D\_out on the rising edge of the clock when the Load signal is high. If the reset (rst) is low, the register is cleared to 0000. The input signals are D\_in, clk, rst, and Load, and the output signal is D\_out.

# Adder




Figure 14. Adder Module

The adder module takes two 4-bit inputs and performs a logical AND, outputting a 4-bit output. The adder module also outputs two 1-bit outputs for the matching and non-matching LEDs. The signal names for the inputs are: "num1" and "num2", and the output names are: "out", "led\_match\_on", and "led\_match\_off", respectively.

## Seven Segment Decoder




Figure 15. Seven Segment Decoder

The sevenSegDecoder\_X module takes a 4-bit input signal and decodes it to be able to be read by the seven-segment display in the form of a 7-bit output signal. The input signal is “decode\_in” and the output signal is “decode\_out”.

## Is15 Verification Module




Figure 16. Is15 Verification Module

The Is15 module is a verification module that takes a 4-bit input from the Adder module and determines if it is 15 or not. It outputs two signals , “led\_match\_on” and “led\_match\_off”, which are 1-bit signals to turn on/off the LEDs.

The screenshot shows the 'Wave - Default' window. It has a standard Windows-style interface with a title bar, a menu bar (File, Edit, View, etc.), and a toolbar with icons for various functions. The main workspace is empty, showing a grid background.




Figure 17. Simulation for Access Controller

The testbench verifies the Access Controller by testing correct and faulty password entries, login, and logout functions. It begins with a reset, then tests a correct 9-8-6-1 password entry, confirming successful login by asserting Load\_P1\_In. Logging out is simulated with LogOut\_Input, followed by Load\_P2\_In to test another login attempt. After a reset, a second test introduces an incorrect second digit to confirm access denial. The testbench ensures correct password handling, proper logout behavior, and system reset functionality.




Figure 18. Simulation for Button Shaper

The testbench initializes the ButtonShaper module by setting up the clock, reset, and button input signals. It begins with a reset sequence to ensure a known initial state. The first test simulates a long button press by setting `b_in` low for multiple clock cycles before releasing it back to high. After a delay, the button is pressed and released again to verify consistent behavior. This test ensures that the ButtonShaper correctly processes and stabilizes button signals, effectively handling debounce effects.




Figure 19. Load Register Simulation

The testbench initializes the LoadRegister module, generating a clock signal and setting up the reset and load controls. It begins by asserting a reset to ensure a known initial state before releasing it. The first test sets D\_in to 0001 and enables the load signal to store the value in the register, then disables load to hold the value. Next, D\_in is updated to 1111 without loading to confirm that the register retains its previous value. Finally, D\_in is set to 0111, and after enabling load, the new value is stored in the register. This verifies that the register correctly loads and holds data as expected.



Figure 20. Adder Simulation

The testbench tested two matching cases, 1 non-matching case, and 1 overflow case (non-matching). I tested  $10+5$  &  $15+0$ , these both resulted in 1111 (15). I also tested  $2+3$ , which resulted in 0101 (5). Lastly, I tested  $15+1$ , which resulted in 0000 (0).

In cases where there was a match (1111), the matching LED signal was set to ON and the non-matching

LED was set to OFF. When there was not a match, the matching LED signal was set to OFF and the non-matching LED was set to ON. These results were expected and correct.

For Figure 4 below, the simulation for the sevenSegDecoder is shown.



Figure 21. Simulation for sevenSegDecoder

The testbench was simple and tested for each input and output its corresponding 7-segment signal. All outputs were expected and correct.




Figure 22. Simulation for RNG

The testbench initializes the rng module, generating a clock signal and controlling the reset and in signals. It starts by asserting a reset to initialize the counter. The first test sets in = 1, preventing the counter from incrementing. Then, in = 0 allows the counter to increment for two clock cycles, after which in is set back to 1, stopping the counter. Finally, in is set to 0 again, and the counter resumes incrementing. This verifies the counter's behavior based on the in signal and the reset functionality.




Figure 23. Simulation for Digit Timer

The testbench initializes the digitTimer module by generating a clock signal and controlling the reset, timer enable, and reconfig signals. Initially, the reset ( $\text{rst} = 1$ ) is asserted, ensuring a known state. After 20 ns, the reset is deasserted ( $\text{rst} = 0$ ) to allow the timer to function. Then, the reset is asserted again for 30 ns before being deasserted once more. After 50 ns, the timer\_enable signal is set to 1, activating the timer. The testbench runs for 5000 ns to observe the behavior of the timer and the output signals (ones, tens, and timeout). The ones and tens digits should decrement over time, and the timeout signal will be set based on the conditions defined in the digitTimer and dt modules.

This simulation verifies the operation of the digitTimer module, including proper digit counting, timeout behavior, and response to reset and timer enable signals.




Figure 24. 1 Second Timer Simulation

The testbench initializes the oneSecTimer module, generating a clock signal and controlling the reset (rst) and enable signals. Initially, the reset (rst = 1) is asserted to ensure a known state. After 20 ns, the reset is deasserted (rst = 0), and after another 20 ns, it is asserted again. Then, a 10 ns delay is followed by enabling the timer (enable = 1) for 24000 ns, allowing the timer to run and generate the one\_sec\_timeout signal.


The oneSecTimer module generates a 1-second timeout using a combination of smaller timers:

1. timer\_1ms generates a 1-millisecond timeout using a counter that counts up to 3 (instead of 49999 in the original version) for easier simulation.
2. count\_to\_100 counts 100 milliseconds, now using a counter that counts up to 3 (instead of 99) to simplify the simulation.
3. count\_to\_10 counts 1 second, using a counter that counts up to 3 (instead of 9) to make the simulation easier to observe.

The testbench verifies that the one\_sec\_timeout signal is correctly asserted after 1 second when the enable signal is active. This setup ensures that the smaller timers work together to generate the 1-second timeout in a simplified manner for simulation.

This simulation checks the behavior of the oneSecTimer module and confirms that it produces a 1-second timeout after the enable signal is asserted, with the threshold values lowered for more manageable simulation times.


## FPGA Board Testing Results



*Figure 25. Default State / Reset State*


This shows the board when it is first powered on and when it is reset.





*Figure 26. Logged In State*

This shows the board whenever the player successfully logs in, as shown by the LED on the right turning on.



*Figure 27. Matching Case*

Player 1 inputs a binary 10 (A) and player 2 inputs a binary 5. This adds to 15 (1111 or F) and the matching LED lights up. This functions as expected.




Figure 28. Non-matching Case

Player 1 inputs a binary 1 and player 2 inputs a binary 1. This adds to 2 and the non-matching LED lights up. This functions as expected.




Figure 29. Game over showing score

Shows state of FPGA after game has ended and number of wins.

## Video Demo

[gameplay.mov](#)

This shows gameplay after being logged in and demonstration of the load registers.

[reset.MOV](#)

This shows how the reset button operates.

## password entry to log in.MOV

This shows logging in for the first time to operate the game.

## reconfigure.MOV

This shows the reconfigure feature

# Conclusion

I have successfully built and completed lab 3, which was implementing a mental binary math game on an FPGA with load registers, button shapers, and access controller modules. The bonus features implemented were the matching, non-matching LEDs, and the automatic scoring.

# Appendix

```
src > Lab3_VO_Thomas.v
1 module Lab3_VO_Thomas (
2     clk, rst,
3     p1_button, pass_button, rng_button,
4     pass_input, p1_input,
5     timer_tens, timer_ones, score_tens, sum_score_ones, RNG, P1,
6     NmatchLED, matchLED, logoutLED, loginLED
7 );
8     input clk, rst, p1_button, pass_button, rng_button;
9     input [3:0] pass_input, p1_input;
10    output NmatchLED, matchLED, logoutLED, loginLED;
11    output [6:0] timer_tens, timer_ones, score_tens, sum_score_ones, F
12    //configure buttons **not rst and rng
13    wire passwordToAC, p1ToAC;
14    buttonShaper passwordBS(pass_button, passwordToAC, clk, rst);
15    buttonShaper p1BS(p1_button, p1ToAC, clk, rst);
16    //configure p1 input to load register
17    wire [3:0] LRtoDecoder;
18    wire Load_P1_out; //From AC
19    LoadRegister p1LR(p1_input, LRtoDecoder, clk, rst, Load_P1_out);
20    //configure rng
21    wire ACtoRNG;
22    wire [3:0] stable_rng_to_adder, rngTo_Adder_decoder;
23    rng myrng(ACtoRNG, clk, rst, rngTo_Adder_decoder);
24    //rng latch
25    rng_latch my_rng_latch(rng_button, clk, rst, rngTo_Adder_decoder,
26    //configure digit timer
27    wire timer_enable, reconfig, timeout;
28    wire [3:0] timerToTensDecoder, timerToOnesDecoder;
29    digitTimer twoDigitTimer(clk, rst, timer_enable, reconfig, timerTo
30    //config adder
31    wire [3:0] AdderToMUX_is15;
32    Adder myAdder(stable_rng_to_adder, LRtoDecoder, AdderToMUX_is15);
33    //config is15
34    wire win;
35    Is15 verify(AdderToMUX_is15, win, NmatchLED);
36    assign matchLED = win;
37    //config score
38    wire [6:0] win_count;
39    wire [3:0] scoreTensToMUX, scoreOnesToMUX;
40    score myScore( win_count, scoreOnesToMUX, scoreTensToMUX);
41    //config mux
42    wire ACGameOverToMUX;
43    wire [3:0] MUXtoDSum, MUXtoDTens;
44    mux3to2 myMUX(AdderToMUX_is15, scoreOnesToMUX, scoreTensToMUX, AC
45    //config all ddecoders
46    sevenSegDecoder Dp1(LRtoDecoder, P1); //p1
47    sevenSegDecoder DRNG(stable_rng_to_adder, RNG); //rng
48    sevenSegDecoder DSum_ScoreOnes(MUXtoDSum, sum_score_ones); //sum /
49    sevenSegDecoder DTens(MUXtoDTens, score_tens); //score tens
50    sevenSegDecoder DTimerOnes(timerToOnesDecoder, timer_ones);
51    sevenSegDecoder DTimerTens(timerToTensDecoder, timer_tens);
52    //access controller
53    Access myAC(pass_input, passwordToAC, p1ToAC, rng_button,
54    timeout, rst, clk, Load_P1_out, ACtoRNG, timer_enable, reconfig,
55    logoutLED, loginLED, ACGameOverToMUX ,win , win_count);
56 endmodule
src > Lab3_VO_Thomas.v
7 );
7 );
```

Figure 30. Top Level Module Code

```

src > Access.v
1 // ECE 5440
2 // Thomas Vo 9861
3 // Access Controller
4 // controls several inputs and outputs of system design
5
6 module Access (
7     PassDigit, PassEnter, Load_P1_In, rng_button, timeout, rst, clk,
8     Load_P1_Out, rng_gen, timer_enable, reconfig, logoutLED, loginLED,
9     gameover, win, win_count
10 );
11
12 input [3:0] PassDigit;
13 input PassEnter, Load_P1_In, rng_button, timeout, clk, rst, win;
14 output Load_P1_Out, rng_gen, timer_enable, reconfig, logoutLED, loginLED;
15 reg Load_P1_Out, rng_gen, timer_enable, reconfig, Flag, logoutLED, loginLED;
16 output reg [6:0] win_count = 7'd0;
17 parameter digit1 = 0, digit2 = 1, digit3 = 2, digit4 = 3, verify = 4;
18 reg [3:0] state;
19 reg prev_win, rng_button_prev;
20 always @(posedge clk) begin
21     prev_win <= win;
22     rng_button_prev <= rng_button;
23     if(rst == 1'b0)begin
24         state <= digit1;
25         Flag <= 1'b1;
26         Load_P1_Out <= 1'b0;
27         rng_gen <= 1;
28         timer_enable <= 0;
29         reconfig <= 0;
30         logoutLED <= 1;
31         loginLED <= 0;
32         gameover <= 0;
33         win_count <= 7'd0;
34     end
35
36     else begin
37
38         case (state)
39             digit1:begin
40                 Flag <= 1'b1;
41                 Load_P1_Out <= 1'b0;
42                 rng_gen <= 1;
43                 timer_enable <= 0;
44                 reconfig <= 0;
45
46                 if(PassEnter == 1'b1)begin
47                     if(PassDigit != 4'b1001) //incorrect - 9
48                         Flag <= 1'b0;
49
50                 end
51
52             end
53
54             digit2:begin
55                 Load_P1_Out <= 1'b0;
56                 rng_gen <= 1;
57                 timer_enable <= 0;
58                 reconfig <= 0;
59                 if(PassEnter == 1'b1)begin
60                     if(PassDigit != 4'b1000) //incorrect - 8
61                         Flag <= 1'b0;
62                     state <= digit3;
63                 end
64             end
65
66             digit3:begin
67                 Load_P1_Out <= 1'b0;
68                 rng_gen <= 1;
69                 timer_enable <= 0;
70                 reconfig <= 0;
71                 if(PassEnter == 1'b1)begin
72                     if(PassDigit != 4'b0110) //incorrect - 6
73                         Flag <= 1'b0;
74                     state <= digit4;
75                 end
76             end
77
78             digit4:begin
79                 Load_P1_Out <= 1'b0;
80                 rng_gen <= 1;
81                 timer_enable <= 0;
82                 reconfig <= 0;
83                 if(PassEnter == 1'b1)begin
84                     if(PassDigit != 4'b1001) //incorrect - 9
85                         Flag <= 1'b0;
86                     state <= digit1;
87                 end
88             end
89
90             default:begin
91                 state <= digit1;
92             end
93         endcase
94     end
95 end

```

Figure 31. Access Controller Code 1/3

```

src > Access.v
20  always @(posedge clk) begin
38      case (state)
83      digit4:begin
86          timer_enable <= 0;
87          reconfig <=0;
88          if(PassEnter == 1'b1)begin
89              if(PassDigit != 4'b0001) //incorrect - 1
90                  Flag <= 1'b0;
91                  state <= verify;
92          end
93          else
94              state <= digit4;
95      end
96
97      verify:begin
98          if(Flag == 1'b1)
99              state <= reconfig_timer;
100         else
101             state <= digit1;
102     end
103     reconfig_timer:begin
104         gameover <= 0;
105         reconfig <= 1;
106         state <= wait_gameStart;
107     end
108
109
110     wait_gameStart:begin
111         win_count <= 7'd0;
112         gameover <= 0;
113         reconfig <= 0;
114         rng_gen <= rng_button;
115         logoutLED <=0;
116         loginLED <= 1;
117         if(PassEnter == 1)begin
118             state <= gameplay;
119             timer_enable <= 1;
120         end else
121             state <= wait_gameStart;
122     end
123
124     gameplay:begin
125         gameover <= 0;
126         if(timeout == 1) begin
127             state <= gameOver;
128             timer_enable <=0;
129         end
130
131         rng_gen <= rng_button;
132         Load_P1_Out <= Load_P1_In;
133         if(win == 1 && prev_win == 0 ) begin // Rising edge dete
134             win_count <= (win_count < 7'd99) ? win_count + 1 : win_count;
135         end
136     end
137
138     //     gameplay_win:begin
139     //         if(prev_win == 1'b1 && win == 1'b0) begin
140     //             if(win_count < 7'd99)
141     //                 win_count <= win_count + 1;
142     //             state <= gameplay;
143     //         end
144     //     gameover <= 0;
145     //     if(timeout == 1) begin
146     //         state <= gameOver;
147     //         timer_enable <= 0;
148     //     end
149     //     rng_gen <= rng_button;
150     //     Load_P1_Out <= Load_P1_In;
151     //     end
152
153     gameOver:begin
154         gameover <= 1;
155         rng_gen <= 1;
156         Load_P1_Out <=0;
157         if(PassEnter == 1)
158             state <= reconfig_timer;
159         else
160             state <= gameOver;
161     end
162
163
164     default: begin
165         state <= digit1;
166         Flag <= 1'b1;
167         Load_P1_Out <= 1'b0;
168         rng_gen <= 1;
169         timer_enable <= 0;
170         reconfig <=0;
171         logoutLED <=1;

```

Figure 32. Access Controller Code 2/3

```

src 7 = Access.v
20  always @(posedge clk) begin
151      //      end
153      gameOver:begin
157          if(PassEnter == 1)
158              state <= reconfig_timer;
159          else
160              state <= gameOver;
161          end
162
163
164          default: begin
165              state <= digit1;
166              Flag <= 1'b1;
167              Load_P1_Out <= 1'b0;
168              rng_gen <= 1;
169              timer_enable <= 0;
170              reconfig <=0;
171              logoutLED <=1;
172              loginLED <= 0;
173              gameover <= 0;
174              win_count <= 7'd0;
175          end
176      endcase
177  end
178  end
179
180  endmodule

```

Figure 33. Access Controller Code 3/3

```

1 // ECE 5440
2 // Thomas Vo 9861
3 // Button Shaper
4 // Takes button input into predictable digital signal
5
6 module buttonShaper (
7     b_in, b_out, clk, rst
8 );
9 input b_in;
10 output b_out;
11 input clk, rst;
12 reg b_out;
13 parameter init = 0, pulse = 1, wait_s = 2;
14 reg[2:0] state, stateNext;
15 always @(state, b_in) begin
16     case (state)
17         init:begin
18             b_out = 1'b0;
19             if(b_in == 1'b1)
20                 stateNext = init;
21             else
22                 stateNext = pulse;
23         end
24         pulse: begin
25             b_out = 1'b1;
26             stateNext = wait_s;
27         end
28         wait_s: begin
29             b_out = 1'b0;
30             if(b_in == 1'b1)
31                 stateNext = init;
32             else
33                 stateNext = wait_s;
34         end
35         default:begin
36             b_out = 1'b0;
37             stateNext = init;
38         end
39     endcase
40 end
41 always @(posedge clk) begin
42     if(rst == 1'b0)
43         state <= init;
44     else
45         state <= stateNext;
46     end
47 endmodule
48

```

Figure 34. Button Shaper Code

```

1 // ECE 5440
2 // Thomas Vo 9861
3 // Button Shaper Testbench
4 // Testbench for ButtonShaper
5
6
7 `timescale 1ns/100ps
8 module testbench_buttonShaper ();
9     reg b_in, clk, rst;
10    wire b_out;
11    always begin
12        clk = 1'b0;
13        #10;
14        clk = 1'b1;
15        #10;
16    end
17    buttonShaper DUT_buttonShaper(b_in, b_out, clk, rst);
18    initial begin
19        //initialize inputs
20        clk = 1'b0;
21        rst = 1'b0;
22        b_in = 1'b1;
23        //apply reset
24        @(posedge clk);
25        @(posedge clk);
26        #5 rst = 1;
27        @(posedge clk);
28        @(posedge clk);
29        #5 rst = 0;
30        @(posedge clk);
31        @(posedge clk);
32        @(posedge clk);
33        #5 rst = 1;
34        //test : set b_in to 0 for 10 cycles (long time)
35        @(posedge clk);
36        @(posedge clk);
37        #5 b_in = 0;
38        #200;
39        #5 b_in = 1; //set b_in to 1 again (button release)
40        #100;
41        // press button for 2nd time
42        @(posedge clk);
43        @(posedge clk);
44        #5 b_in = 0;
45        #200;
46        #5 b_in = 1;
47        #100;
48    end
49 endmodule

```

Figure 35. Button Shaper Testbench Code



```

1 // ECE 5440
2 // Thomas Vo 9861
3 // Load Register
4 // Stores data for until button press
5
6 module LoadRegister (
7     D_in,D_out, clk, rst, Load
8 );
9
10
11 input [3:0] D_in;
12 output [3:0] D_out;
13 input clk,rst;
14 input Load;
15 reg [3:0] D_out;
16
17 always @(posedge clk)
18     begin
19
20         if(rst == 1'b0)
21
22             D_out <= 4'b0000 ;
23
24
25         else
26             begin
27                 if(Load == 1'b1)
28                     D_out <= D_in;
29             end
30
31     end
32
33
34
35
36 endmodule
37

```

*Figure 36. Load Register Code*

```

1 // ECE 5440
2 // Thomas Vo 9861
3 // Load Register Testbench
4 // Testbench for load register
5
6 `timescale 1ns/100ps
7 module testbench_LoadRegister ();
8     reg clk;
9     reg rst, Load;
10    reg [3:0] D_in;
11    wire [3:0] D_out;
12
13    // Clock generation
14    always
15    begin
16        clk = 1'b0;
17        #10;
18        clk = 1'b1;
19        #10;
20    end
21
22    // Instantiate the DUT (Device Under Test)
23    LoadRegister DUT_LoadRegister1(D_in, D_out, clk, rst, Load);
24
25    // Initial block for stimulus
26    initial begin
27        // Initial conditions
28        rst = 1'b1;
29        Load = 1'b0;
30        D_in = 4'b0000;
31
32        // Apply reset pulse
33        @(posedge clk);
34        @(posedge clk);
35        #5 rst = 1'b0;
36        @(posedge clk);
37        @(posedge clk);
38        @(posedge clk);
39        @(posedge clk);
40
41        // Release reset
42        #5 rst = 1'b1;
43        @(posedge clk);
44        @(posedge clk);
45        @(posedge clk);
46        @(posedge clk);
47
48        // Set D_in to 4'b0001
49        #5 D_in = 4'b0001;

```

Figure 37. Load Register Testbench Code 1/2

```

48 // Set D_in to 4'b0001
49 #5 D_in = 4'b0001;
50 @(posedge clk);
51
52 // Load data into register
53 #5 Load = 1'b1;
54 @(posedge clk);
55 #5 Load = 1'b0;
56 @(posedge clk);
57
58 // Set D_in to 4'b1111
59 #5 D_in = 4'b1111;
60 @(posedge clk);
61 @(posedge clk);
62 @(posedge clk);
63
64 // Set D_in to 4'b0111
65 #5 D_in = 4'b0111;
66 @(posedge clk);
67 @(posedge clk);
68
69 // Load data into register
70 #5 Load = 1'b1;
71 @(posedge clk);
72 #5 Load = 1'b0;
73 @(posedge clk);
74 end
75 endmodule
76

```

Figure 38. Load Register Testbench Code 2/2

```

1 //ECE5440 10409 ADD
2 // Thomas Vo 9861
3 //Verification module
4
5
6 module Is15(is15_in, led_match_on, led_match_off);
7 input [3:0] is15_in;
8 output led_match_on, led_match_off;
9 reg led_match_on, led_match_off;
10
11 always @(*) begin
12     if(is15_in == 4'b1111) begin
13         led_match_on = 1'b1;
14         led_match_off = 1'b0;
15     end
16
17     else begin
18         led_match_on = 1'b0;
19         led_match_off = 1'b1;
20     end
21 end
22
23 end
24 endmodule

```

Figure 39. Is15 Verification Module Code

```

1 //ECE5440 10409 ADD
2 // Thomas Vo 9861
3 //Adder Module
4
5 module Adder (
6     num1,num2,out,verify
7 );
8
9 input[3:0] num1,num2;
10 output [3:0] out;
11 output verify;
12 reg [3:0] out;
13 reg verify;
14
15 always @(num1,num2) begin
16     out = num1 + num2;
17     verify = num1 + num2;
18 end
19
20 endmodule
21

```

Figure 40. Adder Module Code

```

1 //ECE5440 10409 ADD
2 // Thomas Vo 9861
3 //Adder Testbench
4
5 `timescale 1ns/100ps
6 module Testbench_Adder();
7
8 reg[3:0] num1_s,num2_s;
9 wire [3:0] out_s,out2_s;
10
11 Adder DUT_Adder(num1_s,num2_s,out_s,out2_s);
12
13 initial begin
14     //Matching numbers
15     // 10 + 5
16     num1_s = 4'b1010; num2_s = 4'b0101;
17     #10;
18     // 15 + 0
19     num1_s = 4'b1111; num2_s = 4'b0000;
20     #10;
21     //Non matching
22     //2 + 3
23     num1_s = 4'b0010; num2_s = 4'b0011;
24     #10;
25     //Overflow case
26     //15 + 1
27     num1_s = 4'b1111; num2_s = 4'b0001;
28 end
29 endmodule

```

Figure 41. Adder Testbench Code

```

1 //ECE5440 10409 ADD
2 // Thomas Vo 9861
3 //Seven Segment Decoder Module
4
5
6 module sevenSegDecoder (
7     decode_in, decode_out
8 );
9     input [3:0] decode_in;
10    output [6:0] decode_out;
11    reg [6:0] decode_out;
12    always @(decode_in) begin
13        case (decode_in)
14            4'b0000: begin decode_out = 7'b1000000; end //0
15            4'b0001: begin decode_out = 7'b1111001; end //1
16            4'b0010: begin decode_out = 7'b0100100; end //2*
17            4'b0011: begin decode_out = 7'b0110000; end //3
18            4'b0100: begin decode_out = 7'b0011001; end //4
19            4'b0101: begin decode_out = 7'b0010010; end //5
20            4'b0110: begin decode_out = 7'b0000010; end //6
21            4'b0111: begin decode_out = 7'b1111000; end //7*
22            4'b1000: begin decode_out = 7'b0000000; end //8
23            4'b1001: begin decode_out = 7'b0011000; end //9
24            4'b1010: begin decode_out = 7'b0001000; end //A
25            4'b1011: begin decode_out = 7'b0000011; end //B
26            4'b1100: begin decode_out = 7'b1000110; end //C
27            4'b1101: begin decode_out = 7'b0100001; end //D
28            4'b1110: begin decode_out = 7'b0000110; end //E
29            4'b1111: begin decode_out = 7'b0001110; end //F
30            default: begin decode_out = 7'b1111111; end //default empty
31        endcase
32    end
33
34 endmodule
35
36

```

Figure 42. Code for sevenSegDecoder Module

```

1 //ECE5440 10489 ADD
2 // Thomas Vo 9861
3 //Seven Segment Decoder Module testbench
4
5 `timescale 1ns/100ps
6 module Testbench_sevenSegDecoder();
7
8   reg [3:0] decode_in_s;
9   wire [6:0] decode_out_s;
10
11   sevenSegDecoder DUT_sevenSegDecoder(decode_in_s,decode_out_s);
12   initial begin
13     decode_in_s = 4'b0000;
14     #10 decode_in_s = 4'b0001;
15     #10 decode_in_s = 4'b0010;
16     #10 decode_in_s = 4'b0011;
17     #10 decode_in_s = 4'b0100;
18     #10 decode_in_s = 4'b0101;
19     #10 decode_in_s = 4'b0110;
20     #10 decode_in_s = 4'b0111;
21     #10 decode_in_s = 4'b1000;
22     #10 decode_in_s = 4'b1001;
23     #10 decode_in_s = 4'b1010;
24     #10 decode_in_s = 4'b1011;
25     #10 decode_in_s = 4'b1100;
26     #10 decode_in_s = 4'b1101;
27     #10 decode_in_s = 4'b1110;
28     #10 decode_in_s = 4'b1111;
29   end
30 endmodule

```

Figure 43. Seven Segment Decoder Testbench Code

```

src > count_to_10.v
1 module count_to_10 (
2   clk,rst, enable, in, timeout
3 );
4 input clk, rst, in, enable;
5 output timeout;
6 reg timeout;
7 reg [3:0] count;
8 always @(posedge clk)begin
9   if(rst ==1'b0)begin
10     count <= 0;
11     timeout <=0;
12   end
13   else if(enable == 1'b1)begin
14     if(in == 1'b1)begin
15       if(count == 9)begin //9
16         timeout <=1;
17         count <= 0;
18       end else begin
19         timeout <= 0;
20         count <= count +1;
21       end
22     end else
23       timeout <=0;
24   end
25 endmodule

src > count_to_100.v
1 module count_to_100 (
2   clk,rst, enable, in, timeout
3 );
4 input clk, rst, in, enable;
5 output timeout;
6 reg timeout;
7 reg [6:0] count;
8
9 always @(posedge clk)begin
10   if(rst ==1'b0)begin
11     count <= 0;
12     timeout <=0;
13   end
14   else if(enable == 1'b1)begin
15     if(in == 1)begin
16       if(count == 99)begin //99
17         timeout <=1;
18         count <= 0;
19       end else begin
20         timeout <= 0;
21         count <= count +1;
22       end
23     end
24   end
25 endmodule

src > timer_1ms.v
1 module timer_1ms (
2   clk,rst, enable, one_ms_timeout
3 );
4 input clk, rst, enable;
5 output one_ms_timeout;
6 reg one_ms_timeout;
7 reg [15:0] count;
8
9 always @(posedge clk)begin
10   if(rst == 1'b0)begin
11     count <= 0;
12     one_ms_timeout <=0;
13   end
14   else if(enable == 1'b1)begin
15     if(count == 49999)begin //49999
16       one_ms_timeout <=1;
17       count <= 0;
18     end else begin
19       one_ms_timeout <= 0;
20       count <= count +1;
21     end
22   end
23 end
24 endmodule

src > oneSecTimer.v
1 module oneSecTimer (
2   clk,rst,enable,one_sec_timeout
3 );
4 input clk, rst, enable;
5 output one_sec_timeout;
6 wire one_sec_timeout;
7
8 wire one_ms_timeout;
9 wire one_hundred_ms_timeout;
10
11 timer_1ms timer_1ms_inst(clk,rst,enable,one
12 count_to_100 count_100ms_inst(clk,rst,enabl
13 count_to_10 count_1s_inst(clk,rst,enable,on
14
15 endmodule

sim_1secTimer > oneSecTimer_testbench.v
1 module oneSecTimer_testbench();
2 reg clk,rst,enable;
3 wire one_sec_timeout;
4
5 always begin
6   clk = 1'b0;
7   #10;
8   clk =1'b1;
9   #10;
10 end
11 oneSecTimer DUT(clk,rst,enable,one_sec_time
12 initial begin
13   enable =0;
14   rst = 1;
15   #20;
16   rst =0;
17   #20;
18   rst = 1;
19   #10;
20   #15;
21   enable = 1;
22   #240000;
23 end
24

```

Figure 44. oneSecTimer, sub Module Code, and testbench code

```

src > rng.v
1 module rng (
2     rng_gen, clk, rst, random_num
3 );
4 input rng_gen, clk, rst;
5 output [3:0] random_num;
6 wire [3:0] random_num;
7 wire inv_in;
8 assign inv_in = ~rng_gen;
9 counter myRNG(inv_in, clk, rst, random_num);
10 endmodule
11

src > counter.v
1 module counter (
2     clk, rst, count;
3 );
4 input clk, rst, count;
5 output [3:0] c_out;
6 reg [3:0] c_out;
7
8 always @(posedge clk) begin
9     if(rst == 0)
10         c_out <= 4'b0000;
11     else begin
12         if(count == 1)
13             c_out <= c_out + 1;
14     end
15 end
16 endmodule
17

src > rng_latch.v
1 module rng_latch (
2     rng_button, rst, stable_rng_value;
3 );
4 input rng_button, rst;
5 output [3:0] stable_rng_value;
6 reg [3:0] stable_rng_value;
7
8 always @(posedge clk) begin
9     rng_button_prev <= rng_button;
10
11     if (rst == 1'b0) begin
12         stable_rng_value <= 4'b0000;
13     end
14     else if (rng_button_prev == 1'b1 && rng_button == 1'b0) begin
15         // Button release detected (falling edge)
16         stable_rng_value <= rng_value;
17     end
18 end
19 endmodule
20

sim_rng > rng_testbench.v
1 `timescale 1ns/100ps
2 module rng_testbench ();
3 reg clk, rst, in;
4 wire [3:0] rnum;
5 // Clock generation
6 always
7 begin
8     clk = 1'b0;
9     #10;
10    clk = 1'b1;
11    #10;
12 end
13
14 rng DUT_myRNG(in, clk, rst, rnum);
15
16 initial begin
17     rst = 1;
18     in = 1;
19
20     #20;
21     rst = 0;
22     @(posedge clk);
23     rst = 1;
24     @(posedge clk);
25
26     in = 0;
27     @(posedge clk);
28     @(posedge clk);
29     in = 1;
30     @(posedge clk);
31     @(posedge clk);
32
33     in = 0;
34     #100;
35     in = 1;
36
37 end
38
39 endmodule
40
41 endmodule
42

```

Figure 45. RNG, sub module, and testbench code

```

src > dtv
1 module dt (
2     input clk, rst, reconfig, b_dn, nb_up,
3     output reg b_up, nb_dn,
4     output reg [3:0] num
5 );
6
7 always @(posedge clk) begin
8     if (rst == 0) begin
9         num <= 4'd0;
10        b_up <= 0;
11        nb_dn <= 0;
12    end
13    else if (reconfig == 1) begin
14        num <= 4'd9;
15        b_up <= 0;
16        nb_dn <= 0;
17    end
18    else if (b_dn == 1) begin
19        if (num == 4'd0) begin
20            if (nb_up == 1) begin
21                num <= 4'd0; // Stop at 00
22                b_up <= 0;
23                nb_dn <= 1; // Assert timeout signal
24            end else begin
25                num <= 4'd9; // Borrow from next digit
26                b_up <= 1;
27                nb_dn <= 0;
28            end
29        end
30        else begin
31            num <= num - 4'd1; // Normal decrement
32            b_up <= 0;
33            nb_dn <= 0;
34        end
35    end
36    else if (num == 4'd0 && nb_up == 1) begin
37        nb_dn <= 1; // Ensure nb_dn stays high when reaching 00
38    end
39    else begin
40        b_up <= 0;
41        nb_dn <= 0;
42    end
43 end
44
45 endmodule
46

```

```

src > digitTimer.v
1 module digitTimer (
2     clk, rst, timer_enable, reconfig, ones, tens, timeout
3 );
4 input clk, rst, timer_enable, reconfig;
5 output [3:0] ones, tens;
6 output timeout;
7
8 wire TimerIs_to_OnesPlace;
9 oneSecTimer myIs(clk, rst, timer_enable, TimerIs_to_OnesPlace );
10 wire OnesBU_to_TensBD, TensNBD_to_OnesNBU, dummy;
11 dt OnesPlace(clk, rst, reconfig, TimerIs_to_OnesPlace,
12 TensNBD_to_OnesNBU, OnesBU_to_TensBD, timeout, ones);
13 dt TensPlace(clk, rst, reconfig, OnesBU_to_TensBD, 1'b1,
14 dummy, TensNBD_to_OnesNBU, tens);
15
16 endmodule
17

```

```

digitTimer_testbench.v X
...
sim_digitTimer > digitTimer_testbench.v
6 // Clock generation
8 begin
11     clk = 1'b1;
12     #10;
13 end
14
15 digitTimer DUT_digitTimer(clk, rst, timer_enable, reconfig, ones, tens, timeout)
16
17 initial begin
18     rst = 1; timer_enable = 0; reconfig = 0;
19     #20;
20     rst = 0;
21     #30;
22     rst = 1;
23     #50
24     timer_enable = 1;
25     #5000;
26 end
27
28 endmodule

```

Figure 46. digitTimer, sub Module, and testbench code

```

src > score.v
1 module score (
2     input [6:0] win_count, // 7-bit win count input (0 to 99)
3     output reg [3:0] ones, // Ones digit (0 to 9)
4     output reg [3:0] tens // Tens digit (0 to 9)
5 );
6
7 always @(*) begin
8     // Calculate tens digit
9     tens = win_count / 10;
10
11     // Calculate ones digit
12     ones = win_count % 10;
13 end
14
15 endmodule

```

Figure 47. Score Module Code

```

1  module mux3to2 (
2      sum, score_ones, score_tens, gameover_s, out, tens_out
3  );
4      input [3:0] sum, score_ones, score_tens;
5      input gameover_s;
6      output reg [3:0] out, tens_out;
7
8      always @(*) begin
9          if(gameover_s == 1)begin
10             out = score_ones;
11             tens_out = score_tens;
12         end
13         else begin
14             out = sum;
15             tens_out = 4'd0;
16         end
17     end
18 endmodule

```

Figure 48. Mux 3 to 2 Code