


counter code:

```

1  // loadN, enable_cnt and enable to control the count
2  // and data input - init[3:0] for the load functionality
3
4  module up_counter
5  (
6      // Input, Output Ports
7      input logic clk,
8      input logic resetN,
9      input logic enable,
10     input logic loadN,
11     input logic enable_cnt,
12     input logic [3:0] init,
13     output logic [3:0] count
14 );
15
16 //-----
17 always_ff @( posedge clk or negedge resetN )
18 begin
19     if ( !resetN ) begin // Asynchronous reset
20         count <= 4'b0000;
21     end
22     else if (enable) begin
23         if (!loadN)
24             count <= init;
25         else if (enable_cnt)
26             count <= count + 4'b0001;
27         end
28     else count <= count;
29 end // always
30 //-----
31 endmodule
32
33

```

Verification with cross inputs:



comparator code:

```

1  // Implements a simple equality one-bit out comparator
2  module comparator
3  (
4      // Input, Output Ports
5      input logic [3:0] vect1,
6      input logic [3:0] vect2,
7      output logic cmp
8  );
9
10 //-----
11 always_comb begin
12     if (vect1 == vect2)
13         cmp = 1'b1;
14     else
15         cmp = 1'b0;
16 end
17 //-----
18 endmodule
19

```


inflating counter code:

```

1 // Implements the inflating counter by instantiating
2 // two counters and a comparator
3
4 module inflating_counter
5 (
6     // Input, Output Ports
7     input logic clk,
8     input logic resetN,
9     input logic enable,
10
11     output logic [3:0] FastCount,
12     output logic [3:0] SlowCount
13 );
14
15 //-----
16 logic enable_cnt; // internal variable - output of the comparator
17 //-----
18
19 // Fast counter instantiation
20 up_counter fastc(
21     .clk(clk), .resetN(resetN), .enable(enable), .loadN(!enable_cnt), .enable_cnt(1'b1), .init(4'b0000), .count(FastCount)
22 );
23
24 // Slow counter instantiation
25 up_counter slowc(
26     .clk(clk), .resetN(resetN), .enable(enable), .loadN(1'b1), .enable_cnt(enable_cnt), .init(4'b0000), .count(SlowCount)
27 );
28
29 // Comparator instantiation
30 comparator cmp
31 (
32     .vect1(FastCount), .vect2(SlowCount), .cmp(enable_cnt)
33 );
34 //-----
35
36 endmodule

```

Inflating counter waveforms:



Hexadecimal to 7-segment conversion unit for FPGA LED, code:

```

1 // Implements the hexadecimal to 7Segment conversion unit
2 // by using a two-dimensional array
3 module hexss
4 (
5     input logic [3:0] hexin, // Data input: hex numbers 0 to f
6     input logic darkN,
7     input logic LampTest, // Additional inputs
8     output logic [6:0] ss // output for 7Seg display
9 );
10
11 //-----
12 // Declaration of two-dimensional array that holds the 7seg codes
13 logic [0:15] [6:0] Seven_Seg = {7'b1000000, 7'b1111001, 7'b0100100,
14     7'b0110000, 7'b0011001, 7'b0010010, 7'b1000010, 7'b1111000, 7'b0000000,
15     7'b0010000, 7'b0001000, 7'b0000011, 7'b1000110, 7'b0100001, 7'b0000110,
16     7'b0001110};
17
18 always_comb begin
19     if (darkN == 1 && LampTest == 0)
20         ss = Seven_Seg[hexin];
21     else if (darkN == 1 && LampTest == 1)
22         ss = 7'b0000000;
23     else if (darkN == 0)
24         ss = 7'b1111111;
25     else
26         ss = 7'bxxxxxxx;
27 end
28 //-----
29 endmodule

```

one sec counter:


A frequency divider module, named one_sec_counter.v, counts clock pulses and converts the very fast clock rate of the 10DE board (50 MHz) to a pulse at a slower rate of 1 Hz.

```

5 module one_sec_counter
6
7 // Input, Output Ports
8 input logic clk,
9 input logic resetN,
10 input logic turbo,
11 output logic one_sec
12
13
14 int onesecount ;
15 int sec ; // gets either one second or Turbo top value
16
17 parameter logic SIMULATION_MODE = 1 ; // 1 - simulation mode, 0 - real running mode
18
19 // ----- counter limit setting
20 localparam onesecval_REAL = 32'd50_000_000; // for DE10 board
21 localparam onesecval_SIM = 32'd20; // for quartus simulation
22 localparam onesecval = SIMULATION_MODE ? onesecval_SIM : onesecval_REAL ; //select what to use
23
24 // -----
25 assign sec = turbo ? onesecval/10 : onesecval; // it is legal to divide by 10, as it is done by the compiler not by logic (actual transistors)
26
27
28 always_ff @( posedge clk or negedge resetN )
29 begin
30
31 // asynchronous reset
32 if ( !resetN ) begin
33 one_sec <= 1'b0;
34 onesecount <= 32'd0;
35 end // if reset
36
37 // executed once every clock
38 else begin
39 if (onesecount >= sec) begin
40 one_sec <= 1'b1;
41 onesecount <= 0;
42 end
43 else begin
44 onesecount <= onesecount + 1;
45 one_sec <= 1'b0;
46 end
47 end // else clk
48 end // always
49
50
51 endmodule

```

top bdf of inflating counter:



Final on FPGA:

