
counter code:

```
loadN, enable_cnt and enable to control the count
         // and data input - init[3:0] for the load functionality
 3
 4
        module up_counter
 5
      日
 6
7
8
              / Input, Output Ports
             input logic clk,
input logic resetN,
input logic enable,
input logic loadN,
input logic enable_cnt,
input logic [3:0] init,
output logic [3:0] count
 9
10
11
12
13
14
15
16
17
             always_ff @( posedge clk or negedge resetN )
18
      19
20
                 if (!resetN ) begin // Asynchronic reset
      ᆸ
21
                  count <= 4'b0000;
22
                   end
      占
23
24
                 else if (enable) begin if (!loadN)
                     count <= init;
else if (enable_cnt)
25
26
27
28
                          count \leftarrow count + 4'b0001;
                 end
29
             else count <= count:
30
             end // always
31
32
33
        endmodule
```

Verification with cross inputs:




comparator code:

```
// Implements a simple equality one-bit out comparator
 2
        module comparator
 3
      // Input, Output Ports
input logic [3:0] vect1,
input logic [3:0] vect2,
 4
 5
6
7
             output logic cmp
 8
            );
 9
10
      □always_comb begin
11
           if (vect1 == vect2)
  cmp = 1'b1;
12
13
14
               cmp = 1'b0;
15
       Lend
16
       endmodule
17
```

inflating counter code:

Inflating counter waveforms:



Hexadecimal to 7-segment conversion unit for FPGA LED, code:

```
Implements the hexadecimal to 7Segment conversion unit
  1
2
3
4
5
             // by using a two-dimensional array module hexss
          input logic [3:0] hexin, // Data input: hex numbers 0 to f input logic darkN, input logic LampTest, // Aditional inputs output logic [6:0] ss // Output for 7Seg display
  6
7
8
9
10
11
12
13
                   Declaration of two-dimensional array that holds the 7seg codes logic [0:15] [6:0] Seven_Seg = {7'b1000000, 7'b1111001, 7'b0100100, 7'b0110000, 7'b0011001, 7'b0010010, 7'b1000010, 7'b1111000, 7'b0000000, 7'b0010000, 7'b0000100, 7'b0000110, 7'b0000110, 7'b0000110};
          14
15
16
17
                 always_comb begin
  if (darkN == 1 && LampTest == 0)
18
19
20
21
22
23
24
25
26
27
28
          ss = Seven_Seg[hexin];
else if (darkN == 1 && LampTest == 1)
                      ss = 7'b0000000;
else if (darkN == 0)
                              ss = 7'b1111111;
                      else
                              ss = 7'bxxxxxxx;
              endmodule
```

one sec counter:

A frequency divider module, named one_sec_counter.sv, counts clock pulses and converts the very fast clock rate of the 10DE board (50 MHz) to a pulse at a slower rate of 1 Hz.


```
module one,sec_counter

// Input, output ports
// Input logic tesetN,
input logic resetN,
input logic cresetN,
input logic curbo,
output logic one,sec
);

int oneseccount;
int sec; // gets either one seccond or Turbo top value
int sec; // gets either one seccond or Turbo top value
int sec; // gets either one seccond or Turbo top value
int sec; // gets either one seccond or Turbo top value
int sec; // gets either one seccond or Turbo top value
int sec; // gets either one seccond or Turbo top value
int sec; // gets either one seccond or Turbo top value
int sec; // gets either one seccond or Turbo top value
int sec; // gets either one seccond or Turbo top value

// cocalparam onesecval_SEMAL = 32'd50.000_000; // for pello bushed
localparam onesecval_SEMAL = 32'd50.000_000; // for quartus simulation
localparam onesecval_SEMAL = 32'd50.0000_000; // for quartus simulation
localparam onesecval_SEMAL = 32'd50
```

top bdf of inflating counter:



Final on FPGA:

