Owner: Vishal J Parikh.


Part A:

1. A completed version of Table 1.

cycle	reset	pc	instruction	bran	srca	srcb	aluout	zero	pcsrc	write	mem	read
				ch						data	write	data
1	1	0	addi \$2,\$0,5	0	0	5	5	0	0	5	0	X
2	0	4	addi \$3, \$0, 12	0	0	С	c	0	0	X	0	X
3	0	8	addi \$7, \$3, -9	0	X	-9	3	0	0	X	0	X
4	0	c	or \$4, \$7, \$2	0	3	5	7	0	0	5	0	X
5	0	10	and \$5, \$3, \$4	0	С	7	4	0	0	7	0	X
6	0	14	add \$5, \$5, \$4	0	4	7	b	0	0	7	0	X
7	0	18	beq \$5, \$7, end	1	b	3	8	0	0	3	0	X
8	0	1c	slt \$4, \$3, \$4	0	С	7	0	0	0	7	0	X
9	0	20	beq \$4 \$0,	1	0	0	0	1	1	0	0	X
			around									
10	0	24	addi \$5 \$0, 0	0								
11	0	28	slt \$4, \$7, \$2	0	3	5	1	0	0	5	0	X
12	0	2c	add \$7, \$4, \$5	0	1	b	c	0	0	b	0	X
13	0	30	sub \$7, \$7, \$2	0	c	5	7	0	0	5	0	X
14	0	34	sw \$7, 68(\$3)	0	38	c	50	0	0	7	1	X
15	0	38	lw \$2,80(\$0)	0	50	0	50	0	0	5	0	7
16	0	3c	j end	1			0	0	0	0	0	X
17	0	40	addi \$2, \$0, 1	0								
18	0	44	sw \$2, 84(\$0)	0	54	0	54	0	0	7	1	X

2. An image of the simulation waveforms showing correct operation of the unmodified processor.

Does it write the correct value to address 84?: YES



```
# Simulation succeeded
# ** Note: $stop : C:/intelFPGA_lite/18.1/ECE 469/mips/mipstest.sv(32)
# Time: 125 ps Iteration: 1 Instance: /mipstest
# Break in Module mipstest at C:/intelFPGA_lite/18.1/ECE 469/mips/mipstest.sv line 32
VSIM 2> run
```

Part B:

1. List of the new instructions implemented, their encoding, marked up versions of the Datapath schematic and decoder tables that include the new instructions.

BNE -- Branch on not equal

Description:	on: Branches if the two registers are not equal					
Operation:	if \$s != \$t advance_pc (offset << 2)); else advance_pc (4);					
Syntax:	bne \$s, \$t, offset					
Encoding:	0001 01ss ssst tttt iiii iiii iiii iiii					

ORI -- Bitwise or immediate

Description: Bitwise ors a register and an immediate value and stores the result in									
Operation:	\$t = \$s imm; advance_pc (4);								
Syntax:	ori \$t, \$s, imm								
Encoding:	0011 01ss ssst tttt iiii iiii iiii								

3. The contents of your memfile2.dat containing your test2 machine language code.

34088000

20098000

350a8001

11090005

0128582a

15600001

08100009

01485022

350800ff

016a5820

01484022

ad680052

2. Your SystemVerilog code for your modified MIPS with the changes

mips.sv

```
files needed for simulation:
 2
                           mipstop.sv, mipsmem.sv, mips.sv, mipsparts.sv
           mipsttest.sv
 3
       // single-cycle MIPS processor
 5
6
7
8
9
     ⊟ module mips(input
                           logic
                                          clk, reset,
                    output logic [31:0]
                                          pc,
                    input
                           logic [31:0] instr
                    output logic
                                          memwrite,
                   output logic [31:0] aluout, writedata,
input logic [31:0] readdata);
10
11
12
         logic
                       memtoreg, branch,
13
                       pcsrc, zero,
14
                       regdst, regwrite, jump;
         logic [1:0]
15
                       alusrc:
         logic [2:0] alucontrol;
16
17
18
         controller c(instr[31:26], instr[5:0], zero,
     19
                       memtoreg, memwrite, pcsrc,
20
                       alusrc, regdst, regwrite, jump,
21
                       alucontrol);
22
     datapath dp(clk, reset, memtoreg, pcsrc,
23
                      alusrc, regdst, regwrite, jump,
24
25
26
27
                      alucontrol.
                      zero, pc, instr,
                      aluout, writedata, readdata);
       endmodule
28
29
     ⊟ module controller(input
                                  logic [5:0] op, funct,
30
                          input
                                  logic
                                               zero.
31
                          output logic
                                               memtoreg, memwrite,
32
                          output logic
                                               pcsrc,
                          output logic [1:0] alusrc,
33
34
                          output logic
                                               regdst, regwrite,
35
                          output logic
                                               jump,
36
                          output logic [2:0] alucontrol);
37
38
         logic [1:0] aluop;
39
         logic
                      branch;
40
41
         maindec md(op, memtoreg, memwrite, branch,
     42
                     alusrc, regdst, regwrite, jump,
43
                     aluop);
                 ad(funct, aluop, alucontrol);
44
         aludec
```

```
49
50
    51
                                       memtoreg, memwrite.
                    output logic
                    output logic
52
                                       branch.
53
                    output logic [1:0] alusrc,
                    output logic
output logic
54
                                       readst, reawrite,
55
                                       jump,
56
                    output logic [1:0] aluop);
57
        logic [9:0] controls;
58
59
60
        assign {regwrite, regdst, alusrc,
    branch, memwrite,
61
62
               memtoreg, jump, aluop} = controls;
63
64
        always_comb
65
          case(op)
    F
66
            6'b0000000: controls = 10'b1100000010; //Rtype
67
            6'b100011: controls = 10'b1001001000; //LW
           6'b101011: controls = 10'b0001010000; //SW
68
           6'b000100: controls = 10'b0000100001;
69
                                                 //BEO
           6'b000101: controls = 10'b0100100001; //BNE
70
           71
72
73
            6'b000010: controls = 10'b0000000100; //J
74
            default:
                      75
          endcase
76
      endmodule
77
    □module aludec(input logic [5:0] funct,
| input logic [1:0] aluop,
78
79
80
                   output logic [2:0] alucontrol);
81
82
        always_comb
83
    case(aluop)
84
            2'b00: alucontrol = 3'b010:
                                        // add
                                       // sub
// OR
85
            2'b01: alucontrol = 3'b110:
           2'b11: alucontrol = 3'b001:
86
87
            default: case(funct)
    ⊟
                                         // RTYPE
               6'b100000: alucontrol = 3'b010; // ADD
88
                6'b100010: alucontrol = 3'b110; // SUB
89
               6'b100100: alucontrol = 3'b000; // AND
90
91
               6'b100101: alucontrol = 3'b001; // OR
92
               6'b101010: alucontrol = 3'b111; // SLT
```

```
enamoau re
 95
 96
 97
      ⊟module datapath(input
                                  logic
                                                clk, reset,
 98
                          input
                                  logic
                                                memtoreg, pcsrc, regdst,
 99
                          input
                                  logic [1:0]
                                                alusrc,
                                                regwrite, jump,
alucontrol,
                                  logic
100
                          input
101
                                  logic [2:0]
                          input
102
                          output logic
                                                zero.
103
                          output logic [31:0] pc,
                          input logic [31:0]
104
                                                instr.
                          output logic [31:0] aluout, writedata,
105
                          input logic [31:0] readdata);
106
107
108
          logic [4:0] writereg;
          logic [31:0] pcnext, pcnextbr, pcplus4, pcbranch;
109
          logic [31:0] signimm, signimmsh, zeroimm;
110
          logic [31:0] srca, srcb;
111
112
          logic [31:0] result;
113
114
           // next PC logic
          flopr #(32) pcreg(clk, reset, pcnext, pc);
adder pcadd1(pc, 32'b100, pcplus4);
115
116
117
          s12
                        immsh(signimm, signimmsh);
                        pcadd2(pcplus4, signimmsh, pcbranch);
118
          adder
119
          mux2 #(32)
                        pcbrmux(pcplus4, pcbranch, pcsrc, pcnextbr);
                        pcmux(pcnextbr, {pcplus4[31:28], instr[25:0], 2'b00},
120
          mux2 #(32)
      121
                               jump, pcnext);
122
123
          // register file logic
          reafile
                        rf(clk, regwrite, instr[25:21],
124
      125
                           instr[20:16], writereg,
                       result, srca, writedata);
wrmux(instr[20:16], instr[15:11], regdst, writereg);
126
127
          mux2 #(5)
          mux2 #(32)
128
                        resmux(aluout, readdata, memtoreg, result);
                       se(instr[15:0], signimm);
ze(instr[15:0], zeroimm);
129
          signext
130
          zeroext
131
132
          //_ALU_logic
                        srcbmux(writedata, signimm, zeroimm, alusrc, srcb);
133
          mux4to1
                        alu(.A(srca), .B(srcb), .F(alucontrol), .Y(aluout), .zero(:
          alu
134
        endmodule
135
136
```

mipsparts.sv


```
⊡module zeroext(input logic [15:0] a,
output logic [31:0] y);
32
33
34
35
           assign y = \{16'b0, a\};
36
        endmodule
37
      ⊟module signext(input logic [15:0] a,
output logic [31:0] y);
38
39
40
41
           assign y = \{\{16\{a[15]\}\}, a\};
42
         endmodule
```

```
72
        □module mux4to1(
73
74
75
                     input logic [31:0] A, B, C, input logic [1:0] S, output logic [31:0] Y);
76
77
                always_comb
78
        case(s)
                     2'b00: Y = A;
2'b01: Y = B;
2'b10: Y = C;
default: Y = 32'bx;
79
80
81
82
83
                endcase
84
           endmodule
85
                                                                      ١
```

mipstest.sv

```
// Example testbench for MIPS processor
 2
       module mipstest();
 4
 5
6
7
          logic
                         clk:
          logic
                         reset;
 8
          logic [31:0] writedata, dataadr;
 9
                         memwrite:
         logic
10
          // instantiate device to be tested
11
12
         mipstop dut(clk, reset, writedata, dataadr, memwrite);
13
          // initialize test
14
15
          initial
16
            begin
     17
              reset <= 1; # 22; reset <= 0;
18
19
20
          // generate clock to sequence tests
21
         always
22
     begin
23
              clk <= 1; # 5; clk <= 0; # 5;
24
25
26
          // check that 7 gets written to address 84
          always@(negedge clk)
27
28
     begin
              if(memwrite) begin
  if(dataadr === 84 & writedata === -33022) begin
  $display("Simulation succeeded");
29
     30
     31
32
                 end else if (dataadr !== 82) begin
$display("Simulation failed");
33
34
35
                   $stop;
36
                 end
37
              end
38
            end
39
       endmodule
40
```

5. Simulation waveforms Part B



```
#
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Simulation succeeded
# ** Note: $stop : C:/intelFPGA_lite/18.1/ECE 469/mips/mipstest.sv(32)
# Time: 125 ps Iteration: 1 Instance: /mipstest
# Break in Module mipstest at C:/intelFPGA_lite/18.1/ECE 469/mips/mipstest.sv line 32
VSIM 2> run
```

Extended functionality. Main Decoder:


Instruction	Op _{5:0}	RegWrite	RegDst	AluSrc	Branch	MemWrite	MemtoReg	ALUOp _{1:0}	Jump		
R-type	000000	1	1	0	0	0	0	10	0		
lw	100011	1	0	1	0	0	1	00	0		
SW	101011	0	X	1	0	1	X	00	0		
beq	000100	0	Х	0	1	0	X	01	0		
addi	001000	1	0	1	0	0	0	00	0		
j	000010	0	X	Х	X	0	X	XX	1		
ori	001101	١	0	l	0	Ô	0	1(0		
bne	000101	0	١	0	1	Ō	Х	01	0		

Extended functionality. ALU Decoder:

ALUOp _{1:0}	Meaning
00	Add
01	Subtract
10	Look at funct field
11	Ori


Overall:


1. RTL view from Quartus' compilation result of your MIPS processor: before and after the modification. Identify and highlight the changes of your modification parts.




Single-cycle MIPS processor


Mipstop










Controller



Datapath







2. Workload report:

How many hours have you spent for this lab?

• More than a week (avg 4 hours every day during this time)

Which activity takes the most significant amount of time? This will not affect your grade (unless omitted).

• Figuring out the code, connections other than logic part was fine.