Lab Report 9

Vparik6

- 1. How many hours have you spent for this lab entirely?
 - I spent around total of around 9-10 hours.
- 2. Which activity takes the most significant amount of time?
 - Figuring out Datapath was quite challenging for me. Although, I was able to achieve it.
 - Also, filling out the table was time consuming.

3. A completed copy of Table 5 (Note: See attached excel file for better resolution)

ntrol Word	0	Zero	ALUResult	SrcB (SrcA	FSM) state	Instr	PC	Reset	Cycle
5010)	00	04	04	00	0	0	00	1	1
0030)	00	18(X)	14	04	1	di 20020005	04	0	2
0564)	00	05	05	00	9	di 20020005	04	0	3
0C24)	00	05	00	04	10	di 20020005	04	0	4
5010)	00	04	04	08	0	di 20020005	04	0	5
0030)	00	38	04	08	1	di 2003000c	08	0	6
0564)	00	0c	0c	00	9	di 2003000c	08	0	7
0C24)	00	Ос	0с	00	10	di 2003000c	08	0	8
5010)	00	Ос	04	08	0	di 2003000c	08	0	9
0030)	00	ffffffe8	ffffffdc	Oc.	1	addi 2067fff7		0	10
0564		00	3	ffffffff7	Ос	9	addi 2067fff7	Ос	0	11
0C24	-	00	03	ffffffff7	Oc.	10	addi 2067fff7		0	12
5010	-	00	10	04	Oc.	0	addi 2067fff7		0	13
0030		00	8054	8094	10	1	or 00e22025	10	0	14
0582	-	00	07	05	03	6	or 00e22025	10	0	15
0D42		00	07	05	03	7	or 00e22025		0	16
5010	-	00	14	04	10	0	or 00e22025	10	0	17
0030	-	00	a0a5	5090	14	1	id 00642824	14	0	18
0582	-	00	04	07	Ос	6	id 00642824		0	19
0D42		00	04	07	Ос	7	id 00642824		0	20
5010	-	00	18	04	14	0	id 00642824		0	21
0030	-	00	5098	2080	18	1	1d 00542820		0	22
0582		00	000Ь	07	04	6	id 00542820		0	23
0D42		00	000Ь	07	04	7	id 00542820		0	24
5010	-	00	1c	04	18	0	id 00542820		0	25
0030	-	00	44	28	1c	1	oeq 10a7000a		0	26
0745		00	08	03	0Ь	8	oeq 10a7000a		0	27
5010		00	20	04	1c	0	eq 10a7000a		0	28
0030	-	00	80c8	8058	20	1	;lt 0064202a		0	29
0582		01	00	07	0c	6	:lt 0064202a		0	30
0D42		01	00	07	0c	7	:lt 0064202a		0	31
5010	-	00	24	04	20	0	;lt 00642025		0	32
0030		00	28	04	24	1	-eq 10800001		0	33
0745		01	00	00	00	8	eq 10800001		0	34
5010		00	2c	04	28	0	eq 10800001		0	35
0030		00	80d4	8038	2c	1	slt 00e2202a		0	36
0582		00	01	05 05	03 03	6	slt 00e2202a		0	37 38
0D42	-		01 30				slt 00e2202a		0	
5010		00	e0b0	04	2c	0	slt 00e2202a		0	39
0030		00		e080	30	1 6	14 00853820		0	40
0582	-	00	0c	0Ь	01	7	1d 00853820		0	42
0D42	-		0c	0Ь	01	0	1d 00853820		0	
5010 0030	-	00	34 e0bc	04 e088	30 34	1	1d 00853820 ль 00«23822		0	43
0582		00	07	05	0c	6	ль 00e23e22 ль 00e23822		0	45
0002 0D42	-	00	07	05	Oc	7	ль 00e23e22 ль 00e23822		0	46
5010	-	00	38	04	34	0	ль 00e23022 ль 00e23822		0	47
0030		00	148	110	38	1	sw ac670044		0	48
0420		00	50	44	0c	2	sw ac670044		0	49
25A0		00	50	44	Oc	5	sw ac670044		0	50
5010	-	00	3c	04	38	0	sw ac670044		0	51
0030		00	17c	140	3c	1	lw 8c020050		0	52
0420	-	00	50	50	00	2	lw 8c020050		0	53
0520	-	00	50	50	00	3	lw 8c020050		0	54
0DA0	-	00	50	50	00	4	lw 8c020050		0	55
5010	-	00	40	04	3c	0	lw 8c020050		0	56
0030	-	00	84	44	40	1	J 08000011	40	0	57
4428		00	11	11	00	11	J 08000011	40	0	58
5010	-	00	48	04	44	0	J 08000011	44	0	59
0030	-	00	198	150	48	1	sw ac020054		0	60
0420	-	00	54	54	00	2	sw ac020054		0	61
25A0	-	00	54	54	00	5	sw ac020054		0	62
	-		2-4	2-4						V2

4. SystemVerilog code of both control and Datapath.

Controller.sv

```
□module controller(input logic clk, reset,
input logic [5:0] op, funct,
  3
                                         input logic žero.
                                        output logic pcen, memwrite, irwrite, regwrite, output logic alusrca, iord, memtoreg, regdst, output logic [1:0] alusrcb, pcsrc, output logic [2:0] alucontrol, output logic [3:0] state);
 4
  5
 6
7
 8
 9
10
               logic [1:0] aluop;
               logic branch, powrite;
11
12
13
               // Main Decoder and ALU Decoder subunits.
               maindec md(clk, reset, op,
pcwrite, memwrite, irwrite, regwrite,
alusrca, branch, jord, memtoreg, regdst,
14
       15
16
               alusrcb, pcsrc, aluop, state);
aludec ad(funct, aluop, alucontrol);
17
18
19
20
                 // ADD CODE HERE
                 // Add combinational logic (i.e. an assign statement)
// to produce the PCEn signal (pcen) from the branch,
21
22
                 // zero, and powrite signals
23
24
25
               assign pcen = (branch && zero) || (pcwrite);
26
27
           endmodule
28
29
           //MAINDEC:
       ⊟module maindec(input logic clk, reset,
30
                                    input logic [5:0] op,
31
                                   output logic pcwrite, memwrite, irwrite, regwrite, output logic alusrca, branch, iord, memtoreg, regdst,
32
33
                                   output logic [1:0] alusrcb, pcsrc, output logic [1:0] aluop, output logic [3:0] state);
34
35
36
37
               parameter FETCH = 4'b0000; // State 0
parameter DECODE = 4'b0001; // State 1
parameter MEMADR = 4'b0010; // State 2
38
39
40
                                           = 4'b0011; // State 3
41
               parameter MEMRD
                                            = 4'b0100; // State 4
= 4'b0101; // State 5
42
               parameter MEMWB
               parameter MEMWR
43
               parameter RTYPEEX = 4'b0110; // State 6
44
               parameter RTYPEWB = 4'b0111; // State 7
parameter BEQEX = 4'b1000; // State 8
parameter ADDIEX = 4'b1001; // State 9
45
46
47
               parameter ADDIEN = 4 bloor, // state 10
parameter JEX = 4 bloor; // state 10
parameter JEX = 4 bloor; // state 11
parameter LW = 6 bloool1; // opcode for lw
48
49
50
                                             = 6'b101011; // opcode for sw
51
               parameter SW
                                            = 6'b000000; // Opcode for R-type
= 6'b000100; // opcode for beq
= 6'b001000; // opcode for addi
= 6'b000010; // opcode for j
52
53
               parameter RTYPE
               parameter BEQ
54
               parameter ADDI
55
               parameter J
56
57
               logic [3:0] nextstate;
               logic [14:0] controls;
58
59
60
                    // state register
61
62
                    always_ff @(posedge clk or posedge reset)
63
                          if(reset) state <= FETCH;
64
                         else state <= nextstate;</pre>
65
```

```
71
72
                  always_comb
                     case(state)
      73
                        FETCH:
                                     nextstate = DECODE;
 74
75
76
                        DECODE:
                            case(op)
      nextstate = MEMADR;
                               LW:
 77
                                            nextstate = MEMADR:
                               SW:
 78
                               RTYPE:
                                            nextstate = RTYPEEX;
 79
                               BEQ:
                                            nextstate = BEQEX;
 80
                                            nextstate = ADDIEX;
                               ADDI:
 81
                                            nextstate = JEX;
                               J:
 82
                               default:
                                            nextstate = 4'bx; // should never happen
 83
                            endcase
 84
 85
                         // Add code here
 86
                        MEMADR:
 87
                            case(op)
      LW: nextstate = MEMRD:
 88
                               SW: nextstate = MEMWR;
 89
 90
                               default: nextstate= 4'bx;
 91
                            endcase
 92
 93
                        MEMRD:
                                  nextstate = MEMWB;
 94
                        MEMWB:
                                  nextstate = FETCH;
 95
                                  nextstate = FETCH:
                        MEMWR:
 96
                        RTYPEEX: nextstate = RTYPEWB;
 97
                        RTYPEWB: nextstate = FETCH;
 98
                        BEQEX:
                                  nextstate = FETCH;
 99
                        ADDIEX: nextstate = ADDIWB;
100
                        ADDIWB: nextstate = FETCH;
101
                                  nextstate = FETCH;
                        JEX:
                        default: nextstate = 4'bx; // should never happen
102
103
                     endcase
104
               // output logic
105
              106
      107
108
109
110
               // ADD CODE HERE
               // Finish entering the output logic below. The
111
                  output logic for the first two states, SO and S1,
112
              // output logic for the insect
// have been completed for you.
113
114
              always_comb
115
116
      F
                  case(state)
                     FETCH: controls = 15'h5010;
DECODE: controls = 15'h0030;
117
118
119
                     // your code goes here
MEMADR: controls = 15'h0420;
120
121
                               controls = 15'h0520;
122
                     MEMRD:
                               controls = 15'h0da0;
controls = 15'h25a0;
123
                     MEMWB:
124
                     MEMWR:
                     RTYPEEX: controls = 15'h0582;
125
                     RTYPEWB: controls = 15'h0d42;
126
                               controls = 15'h0745;
controls = 15'h0564;
127
                     BEOEX:
128
                     ADDIEX:
                     ADDIWB: controls = 15'h0c24;
129
                               controls = 15'h4428;
130
                     JEX:
131
                     default: controls = 15'hxxxx; // should never happen
132
                  endcase
133
        endmodule
```

```
135
136
          // ALUDEC:
         module aludec(input logic [5:0] funct,
input logic [1:0] aluop,
output logic [2:0] alucontrol);
137
138
139
                               // ADD CODE HERE
// Complete the design for the ALU Decoder.
// Your design goes here. Remember that this is a combinational
// module.
// Remember that you may also reuse any code from previous labs.
140
141
142
143
144
145
                               always_comb
146
         case(aluop)
                                        2'b01: alucontrol = 3'b010; // add
2'b01: alucontrol = 3'b110; // sub
2'b11: alucontrol = 3'b001; // OR
147
148
149
150
                                         default:
151
         case(funct)
                                                                                    // RTYPE
                                                        152
153
154
155
156
157
158
                                                   endcase
159
                                      endcase
160
            endmodule
161
```

Datapath.sv

```
it is composed of instances of its sub-modules. For example,
  5
                     the instruction register is instantiated as a 32-bit flopenr.
  6
7
                    The other submodules are likewise instantiated.
          // The other submodules are likewise instantiated.

| module datapath(input logic clk, reset, input logic pcen, irwrite, regwrite, input logic alusrca, iord, memtoreg, regdst, input logic [1:0] alusrcb, pcsrc, input logic [2:0] alucontrol, output logic [5:0] op, funct, output logic zero, output logic [31:0] adr, writedata, pc, instr, aluresult, input logic [31:0] readdata);
  8
  9
10
11
12
13
14
15
16
                    // Below are the internal signals of the datapath module.
logic [4:0] writereg;
logic [31:0] pcnext;
logic [31:0] data, srca, srcb;
logic [31:0] a,b,A,B;
logic [31:0] aluout, result;
logic [31:0] signimm; // the sign-extended immediate
logic [31:0] signimmsh; // the sign-extended immediate shifted left by 2
//logic [31:0] wd3, rd1, rd2;
17
18
19
20
21
22
24
25
26
27
                      // op and funct fields to controller
                     assign op = instr[31:26];
28
29
                     assign funct = instr[5:0];
                     assign writedata = B:
30
31
32
33
34
                           Your datapath hardware goes below. Instantiate each of the submodules that you need. Remember that alu's, mux's and various other versions of parameterizable modules are available in textbook 7.6
                     // versions or parameterizable modules are available in textbook 7.6

// Here, parameterizable 3:1 and 4:1 muxes are provided below for your use.


// Remember to give your instantiated modules applicable names

// such as pcreg (PC register), wdmux (Write Data Mux), etc.


// so it's easier to understand.


// ADD CODE HERE
35
36
37
38
39
40
                      // datapath
41
42
                        // next PC logic
                  flopenr #(32) pcreg(clk, reset, pcen, pcnext, pc);
flopenr #(32) instrReg(clk, reset, irwrite, readdata, instr);
flopr #(32) dataReg(clk, reset, readdata, data);
flopr #(32) rega(clk, reset, a, A);
flopr #(32) regb(clk, reset, b, B);
flopr #(32) aluReg(clk, reset, aluresult, aluout);
43
44
45
46
47
48
49
                                              immsh(signimm, signimmsh);
se(instr[15:0], signimm);
ze(instr[15:0], zeroimm);
50
                   s12
51
                   signext
52
53
54
55
56
57
58
                   //zeroext
                                             srcamux(pc, A, alusrca, srca);
pcmux2(pc, aluout, iord, adr);
wrmux(instr[20:16], instr[15:11], regdst, writereg);
                  mux2 #(32)
mux2 #(32)
mux2 #(5)
                                             resmux(aluout, data, memtoreg, result);
pcmux3(aluresult, aluout, {pc[31:28], instr[25:0], 2'b00},
                   mux2 #(32)
                  mux3 #(32)
          59
                                                           pcsrc, pcnext);
60
61
62
                   // register file logic
                                              rf(clk, regwrite, instr[25:21], instr[20:16], writereg, result, a, b);
                   regfile
63
64
                      // ALU logic
                                             srcbmux(B, 32'd4, signimm, signimmsh, alusrcb, srcb);
alu(.A(srca), .B(srcb), .F(alucontrol), .Y(aluresult), .zero(zero));
65
                   mux4 #(32)
66
                   alu
67
               endmodule
68
```

- 5. Simulation waveforms
- Q) Do the results match your expectations?
- A) Yes, as I expected in table 5. My results were matching precisely.




Full waveform (snippets)






- Q) Does the program indicate Simulation Succeeded?
- A) Yes, as you can see in screenshot below my simulation was succeeded.




6) RTL view from Quartus' compilation result of your MIPS processor.


Top Level Module




Mem Module




MIPS




Datapath



Controller



MainDec



AluDec

