

## SuperGraph-SLP Auto-Vectorization

Vasileios Porpodas

Intel

**PACT 2017** 





## Legal Disclaimer & Optimization Notice

INFORMATION IN THIS DOCUMENT IS PROVIDED "AS IS". NO LICENSE, EXPRESS OR IMPLIED, BY ESTOP-PEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. IN-TEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO THIS INFORMATION INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products.

Copyright 2016, Intel Corporation. All rights reserved. Intel, Pentium, Xeon, Xeon Phi, Core, VTune, Cilk, and the Intel logo are trademarks of Intel Corporation in the U.S. and other countries.

#### Optimization Notice

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

Notice revision #20110804




• Scalable parallelism (compared to ILP)






Scalable parallelism (compared to ILP)






• Scalable parallelism (compared to ILP)









Scalable parallelism (compared to ILP)









- Scalable parallelism (compared to ILP)
- High Throughput









- Scalable parallelism (compared to ILP)
- High Throughput
- Widely adopted since the 90s









- Scalable parallelism (compared to ILP)
- High Throughput
- Widely adopted since the 90s
- Vector generation not done in hardware








- Scalable parallelism (compared to ILP)
- High Throughput
- Widely adopted since the 90s
- Vector generation not done in hardware
- · Low-level coding or vectorizing compiler







Superword Level Parallelism [Larsen PLDI'00]



- Superword Level Parallelism [Larsen PLDI'00]
- GCC and LLVM implementations are based on Bottom-Up SLP



- Superword Level Parallelism [Larsen PLDI'00]
- GCC and LLVM implementations are based on Bottom-Up SLP
- SLP and the loop-vectorizer complement each other:



- Superword Level Parallelism [Larsen PLDI'00]
- GCC and LLVM implementations are based on Bottom-Up SLP
- SLP and the loop-vectorizer complement each other:
  - Unroll loop and vectorize with SLP
  - Even if loop-vectorizer fails, SLP could partly succeed



- Superword Level Parallelism [Larsen PLDI'00]
- GCC and LLVM implementations are based on Bottom-Up SLP
- SLP and the loop-vectorizer complement each other:
  - Unroll loop and vectorize with SLP
  - · Even if loop-vectorizer fails, SLP could partly succeed
- It is missing features present in the Loop vectorizer (e.g., Interleaved Loads, Predication)




- Superword Level Parallelism [Larsen PLDI'00]
- GCC and LLVM implementations are based on Bottom-Up SLP
- SLP and the loop-vectorizer complement each other:
  - Unroll loop and vectorize with SLP
  - · Even if loop-vectorizer fails, SLP could partly succeed
- It is missing features present in the Loop vectorizer (e.g., Interleaved Loads, Predication)
  - Usually run SLP after the Loop Vectorizer



```
\begin{split} &long\ tmp1,\ tmp2,\ A[],\ B[],\ C[],\ D[],\ E[];\\ &tmp1 = B[i+0] + D[i+0];\\ &tmp2 = B[i+1] + D[i+1];\\ &A[i+0] = tmp1;\\ &A[i+1] = tmp2;\\ &C[i+0] = (tmp1 + E[i+0]) << 1;\\ &C[i+1] = (tmp2 + E[i+1]) << 2;\\ \end{split}
```



```
\begin{split} &long\ tmp1,\ tmp2,\ A[],\ B[],\ C[],\ D[],\ E[];\\ &tmp1 = B[i+0] + D[i+0];\\ &tmp2 = B[i+1] + D[i+1];\\ &A[i+0] = tmp1;\\ &A[i+1] = tmp2;\\ &C[i+0] = (tmp1 + E[i+0]) << 1;\\ &C[i+1] = (tmp2 + E[i+1]) << 2; \end{split}
```





```
long tmp1, tmp2, A[], B[], C[], D[], E[];
tmp1 = B[i+0] + D[i+0];
tmp2 = B[i+1] + D[i+1];
A[i+0] = tmp1;
A[i+1] = tmp2;
C[i+0] = (tmp1 + E[i+0]) << 1;
C[i+1] = (tmp2 + E[i+1]) << 2;
           Region 1
 B[i+0]B[i+1]
                 D[i+0]D[i+1]
                       E[i+0]E[i+1]
 A[i+0] A[i+1]
Seeds
              C[i+0] C[i+1]
```

Region 1








```
long tmp1, tmp2, A[], B[], C[], D[], E[];
tmp1 = B[i+0] + D[i+0];
tmp2 = B[i+1] + D[i+1];
A[i+0] = tmp1;
A[i+1] = tmp2;
C[i+0] = (tmp1 + E[i+0]) << 1;
C[i+1] = (tmp2 + E[i+1]) << 2;
           Region 1
 B[i+0]B[i+1]
                 D[i+0]D[i+1]
                       E[i+0]E[i+1]
 A[i+0] A[i+1]
Seeds
              C[i+0] C[i+1]
```








```
\begin{split} &\log tmp1, tmp2, A[], B[], C[], D[], E[]; \\ &tmp1 = B[i+0] + D[i+0]; \\ &tmp2 = B[i+1] + D[i+1]; \\ &A[i+0] = tmp1; \\ &A[i+1] = tmp2; \\ &C[i+0] = (tmp1 + E[i+0]) << 1; \\ &C[i+1] = (tmp2 + E[i+1]) << 2; \end{split}
```












```
\begin{split} &long\ tmp1,\ tmp2,\ A[],\ B[],\ C[],\ D[],\ E[];\\ &tmp1 = B[i+0] + D[i+0];\\ &tmp2 = B[i+1] + D[i+1];\\ A[i+0] = tmp1;\\ A[i+1] = tmp2;\\ C[i+0] = (tmp1 + E[i+0]) << 1;\\ C[i+1] = (tmp2 + E[i+1]) << 2;\\ \end{split}
```









```
\begin{aligned} &\log tmp1, tmp2, A[], B[], C[], D[], E[]; \\ &tmp1 = B[i+0] + D[i+0]; \\ &tmp2 = B[i+1] + D[i+1]; \\ &A[i+0] = tmp1; \\ &A[i+1] = tmp2; \\ &C[i+0] = (tmp1 + E[i+0]) << 1; \\ &C[i+1] = (tmp2 + E[i+1]) << 2; \end{aligned}
```









```
\begin{split} &\log tmp1, tmp2, A[], B[], C[], D[], E[]; \\ &tmp1 = B[i+0] + D[i+0]; \\ &tmp2 = B[i+1] + D[i+1]; \\ &A[i+0] = tmp1; \\ &A[i+1] = tmp2; \\ &C[i+0] = (tmp1 + E[i+0]) << 1; \\ &C[i+1] = (tmp2 + E[i+1]) << 2; \\ &Region 1 \\ &B[i+0]B[i+1] &D[i+0]D[i+1] \end{split}
```








```
long tmp1, tmp2, A[], B[], C[], D[], E[];
tmp1 = B[i+0] + D[i+0];
tmp2 = B[i+1] + D[i+1];
A[i+0] = tmp1;
A[i+1] = tmp2;
C[i+0] = (tmp1 + E[i+0]) << 1;
C[i+1] = (tmp2 + E[i+1]) << 2;
           Region 1
 B[i+0]B[i+1]
                D[i+0]D[i+1]
                          Region 2
                       E[i+0] E[i+1]
 A[i+0] A[i+1]
Seeds
              C[i+0] C[i+1]
```





```
long tmp1, tmp2, A[], B[], C[], D[], E[];
tmp1 = B[i+0] + D[i+0];
tmp2 = B[i+1] + D[i+1];
A[i+0] = tmp1;
A[i+1] = tmp2;
C[i+0] = (tmp1 + E[i+0]) << 1;
C[i+1] = (tmp2 + E[i+1]) << 2;
           Region 1
 B[i+0]B[i+1]
                D[i+0]D[i+1]
                           Region 2
                        E[i+0] E[i+1]
 A[i+0] A[i+1]
Seeds
              C[i+0] C[i+1]
```




http://vporpo.me

slide 5 of 15



```
long tmp1, tmp2, A[], B[], C[], D[], E[];
tmp1 = B[i+0] + D[i+0];
tmp2 = B[i+1] + D[i+1];
A[i+0] = tmp1;
A[i+1] = tmp2;
C[i+0] = (tmp1 + E[i+0]) << 1;
C[i+1] = (tmp2 + E[i+1]) << 2;
           Region 1
 B[i+0]B[i+1]
                D[i+0]D[i+1]
                           Region 2
                        E[i+0] E[i+1]
 A[i+0] A[i+1]
Seeds
              C[i+0] C[i+1]
```




http://vporpo.me

slide 5 of 15




```
long tmp1, tmp2, A[], B[], C[], D[], E[];
tmp1 = B[i+0] + D[i+0];
tmp2 = B[i+1] + D[i+1];
A[i+0] = tmp1;
A[i+1] = tmp2;
C[i+0] = (tmp1 + E[i+0]) << 1;
C[i+1] = (tmp2 + E[i+1]) << 2;
           Region 1
 B[i+0]B[i+1]
                D[i+0]D[i+1]
                           Region 2
                       E[i+0] E[i+1]
 A[i+0] A[i+1]
Seeds
              C[i+0] C[i+1]
```



http://vporpo.me

slide 5 of 15








Region1


# Super-Graph SLP: Larger Unified Region

Region2

Cross-region dependencies









Cross-region dependencies






Cross-region dependencies





- Cross-region dependencies
- Unreachable instructions by SLP





- Cross-region dependencies
- Unreachable instructions by SLP




## 1. SLP Fails due to Cross-Region Dependencies

```
\begin{split} &long \; tmp1, \; tmp2, \; A[], \; B[], \; C[]; \\ &tmp1 = B[i+0]; \\ &tmp2 = B[i+1]; \\ &A[i+0] = tmp1; \\ &A[i+1] = tmp2; \\ &C[i+0] = tmp1; \\ &C[i+1] = tmp2; \end{split}
```




## 1. SLP Fails due to Cross-Region Dependencies


```
\begin{split} &long \; tmp1, \, tmp2, \, A[], \, B[], \, C[]; \\ &tmp1 = B[i+0]; \\ &tmp2 = B[i+1]; \\ &A[i+0] = tmp1; \\ &A[i+1] = tmp2; \\ &C[i+0] = tmp1; \\ &C[i+1] = tmp2; \end{split}
```





```
long tmp1, tmp2, A[], B[], C[];
tmp1 = B[i+0];
tmp2 = B[i+1];
A[i+0] = tmp1;
A[i+1] = tmp2;
C[i+0] = tmp1;
C[i+1] = tmp2;
```







```
long tmp1, tmp2, A[], B[], C[];

tmp1 = B[i+0];


tmp2 = B[i+1];


A[i+0] = tmp1;

A[i+1] = tmp2;

C[i+0] = tmp1;

C[i+1] = tmp2;
```







```
long tmp1, tmp2, A[], B[], C[];

tmp1 = B[i+0];


tmp2 = B[i+1];


A[i+0] = tmp1;

A[i+1] = tmp2;

C[i+0] = tmp1;

C[i+1] = tmp2;
```







```
long tmp1, tmp2, A[], B[], C[];

tmp1 = B[i+0];


tmp2 = B[i+1];


A[i+0] = tmp1;

A[i+1] = tmp2;

C[i+0] = tmp1;


C[i+1] = tmp2;
```









long tmp1, tmp2, A[], B[], C[]; tmp1 = B[i+0]; tmp2 = B[i+1]; A[i+0] = tmp1; A[i+1] = tmp2; C[i+0] = tmp1; C[i+1] = tmp2;
















long tmp1, tmp2, A[], B[], C[]; tmp1 = B[i+0]; tmp2 = B[i+1]; A[i+0] = tmp1; A[i+1] = tmp2; C[i+0] = tmp1; C[i+1] = tmp2;
















long tmp1, tmp2, A[], B[], C[]; tmp1 = B[i+0]; tmp2 = B[i+1]; A[i+0] = tmp1; A[i+1] = tmp2; C[i+0] = tmp1; C[i+1] = tmp2;














long tmp1, tmp2, A[], B[], C[]; tmp1 = B[i+0]; tmp2 = B[i+1]; A[i+0] = tmp1; A[i+1] = tmp2; C[i+0] = tmp1; C[i+1] = tmp2;








Total Cost: -3 VECTORIZED!



```
\begin{split} &long\ tmp1,\ tmp2,\ A[],\ B[],\ C[],\ D[],\ E[];\\ &tmp1 = B[i+0] + D[i+0];\\ &tmp2 = B[i+1] + D[i+1];\\ &A[i+0] = tmp1;\\ &A[i+1] = tmp2;\\ &C[i+x] = (tmp1 + E[i+0]) << 1;\\ &C[i+y] = (tmp2 + E[i+1]) << 2; \end{split}
```





```
\begin{split} & long\ tmp1,\ tmp2,\ A[],\ B[],\ C[],\ D[],\ E[];\\ & tmp1 = B[i+0] + D[i+0];\\ & tmp2 = B[i+1] + D[i+1];\\ & A[i+0] = tmp1;\\ & A[i+1] = tmp2;\\ & C[i+x] = (tmp1 + E[i+0]) << 1;\\ & C[i+y] = (tmp2 + E[i+1]) << 2; \end{split}
```






```
\begin{split} & long\ tmp1,\ tmp2,\ A[],\ B[],\ C[],\ D[],\ E[];\\ & tmp1 = B[i+0] + D[i+0];\\ & tmp2 = B[i+1] + D[i+1];\\ & A[i+0] = tmp1;\\ & A[i+1] = tmp2;\\ & C[i+x] = (tmp1 + E[i+0]) << 1;\\ & C[i+y] = (tmp2 + E[i+1]) << 2; \end{split}
```









```
\begin{split} &\log tmp1, tmp2, A[], B[], C[], D[], E[]; \\ &tmp1 = B[i+0] + D[i+0]; \\ &tmp2 = B[i+1] + D[i+1]; \\ &A[i+0] = tmp1; \\ &A[i+1] = tmp2; \\ &C[i+x] = (tmp1 + E[i+0]) << 1; \\ &C[i+y] = (tmp2 + E[i+1]) << 2; \end{split}
```








```
\begin{split} & long\ tmp1,\ tmp2,\ A[],\ B[],\ C[],\ D[],\ E[];\\ & tmp1 = B[i+0] + D[i+0];\\ & tmp2 = B[i+1] + D[i+1];\\ & A[i+0] = tmp1;\\ & A[i+1] = tmp2;\\ & C[i+x] = (tmp1 + E[i+0]) << 1;\\ & C[i+y] = (tmp2 + E[i+1]) << 2; \end{split}
```












```
\begin{split} & long \ tmp1, \ tmp2, \ A[], \ B[], \ C[], \ D[], \ E[]; \\ & tmp1 = B[i+0] + D[i+0]; \\ & tmp2 = B[i+1] + D[i+1]; \\ & A[i+0] = tmp1; \\ & A[i+1] = tmp2; \\ & C[i+x] = (tmp1 + E[i+0]) << 1; \\ & C[i+y] = (tmp2 + E[i+1]) << 2; \end{split}
```








```
\begin{split} &long\ tmp1,\ tmp2,\ A[],\ B[],\ C[],\ D[],\ E[];\\ &tmp1 = B[i+0] + D[i+0];\\ &tmp2 = B[i+1] + D[i+1];\\ &A[i+0] = tmp1;\\ &A[i+1] = tmp2;\\ &C[i+x] = (tmp1 + E[i+0]) << 1;\\ &C[i+y] = (tmp2 + E[i+1]) << 2; \end{split}
```









B[i+0]B[i+1]D[i+0]D[i+1]


```
\begin{split} &long\ tmp1,\ tmp2,\ A[],\ B[],\ C[],\ D[],\ E[];\\ &tmp1 = B[i+0] + D[i+0];\\ &tmp2 = B[i+1] + D[i+1];\\ &A[i+0] = tmp1;\\ &A[i+1] = tmp2;\\ &C[i+x] = (tmp1 + E[i+0]) << 1;\\ &C[i+y] = (tmp2 + E[i+1]) << 2; \end{split}
```








```
\begin{split} & long \; tmp1, \; tmp2, \; A[], \; B[], \; C[], \; D[], \; E[]; \\ & tmp1 = B[i+0] + D[i+0]; \\ & tmp2 = B[i+1] + D[i+1]; \\ & A[i+0] = tmp1; \\ & A[i+1] = tmp2; \\ & C[i+x] = (tmp1 + E[i+0]) << 1; \\ & C[i+y] = (tmp2 + E[i+1]) << 2; \end{split}
```








- Seed instructions are:
  - Consecutive Stores
  - 2 Reductions






- Seed instructions are:
  - Consecutive Stores
  - Reductions
- Graph contains groups of vectorizable instructions






- Seed instructions are:
  - Consecutive Stores
  - 2 Reductions
- Graph contains groups of vectorizable instructions
- Cost: weighted instr. count






- Seed instructions are:
  - Consecutive Stores
  - 2 Reductions
- Graph contains groups of vectorizable instructions
- Cost: weighted instr. count
- Check SG-SLP vs SLP profitability






- Seed instructions are:
  - Consecutive Stores
  - 2 Reductions
- Graph contains groups of vectorizable instructions
- Cost: weighted instr. count
- Check SG-SLP vs SLP profitability
- Check overall profitability






- Seed instructions are:
  - Consecutive Stores
  - 2 Reductions
- Graph contains groups of vectorizable instructions
- Cost: weighted instr. count
- Check SG-SLP vs SLP profitability
- Check overall profitability
- Generate vector code





- Seed instructions are:
  - Consecutive Stores
  - 2 Reductions
- Graph contains groups of vectorizable instructions
- Cost: weighted instr. count
- Check SG-SLP vs SLP profitability
- Check overall profitability
- Generate vector code
- Repeat





• Implemented SG-SLP in LLVM 3.6



- Implemented SG-SLP in LLVM 3.6
- Target: Intel Core i5-6600K



- Implemented SG-SLP in LLVM 3.6
- Target: Intel Core i5-6600K
- Compiler flags: -O3 -allow-partial-unroll -march=skylake -mtune=skylake -mavx2



- Implemented SG-SLP in LLVM 3.6
- Target: Intel Core i5-6600K
- Compiler flags: -O3 -allow-partial-unroll -march=skylake -mtune=skylake -mavx2
- Kernels from SPEC CPU2006
- We evaluated the following cases:



- Implemented SG-SLP in LLVM 3.6
- Target: Intel Core i5-6600K
- Compiler flags: -O3 -allow-partial-unroll -march=skylake -mtune=skylake -mavx2
- Kernels from SPEC CPU2006
- We evaluated the following cases:
  - 1 All loop, SLP and SG-SLP vectorizers disabled (O3)




- Implemented SG-SLP in LLVM 3.6
- Target: Intel Core i5-6600K
- Compiler flags: -O3 -allow-partial-unroll -march=skylake -mtune=skylake -mavx2
- Kernels from SPEC CPU2006
- We evaluated the following cases:
  - 1 All loop, SLP and SG-SLP vectorizers disabled (O3)
  - 2 O3 + SLP enabled (SLP)



- Implemented SG-SLP in LLVM 3.6
- Target: Intel Core i5-6600K
- Compiler flags: -O3 -allow-partial-unroll -march=skylake -mtune=skylake -mavx2
- Kernels from SPEC CPU2006
- We evaluated the following cases:
  - 1 All loop, SLP and SG-SLP vectorizers disabled (O3)
  - 2 O3 + SLP enabled (SLP)
  - 3 O3 + SG-SLP enabled (SG-SLP)




# Performance (normalized to O3)






# Static Cost (the higher the better)






## Breakdown of SG-SLP Improvements





## Total Compilation Time


No significant difference in compilation time





## Total Compilation Time


- No significant difference in compilation time
- SG-SLP fails early on non-vectorizable code





## Total Compilation Time

- No significant difference in compilation time
- SG-SLP fails early on non-vectorizable code
- Vectorized code usually decreases code size





• SG-SLP forms a larger unified region



- SG-SLP forms a larger unified region
- Overcomes SLP limitations caused by:



- SG-SLP forms a larger unified region
- Overcomes SLP limitations caused by:
  - Cost over estimation due to cross-region dependencies
  - Unreachable Instructions by SLP



- SG-SLP forms a larger unified region
- Overcomes SLP limitations caused by:
  - Cost over estimation due to cross-region dependencies
  - Unreachable Instructions by SLP
- Improves performance and vectorization coverage



- SG-SLP forms a larger unified region
- Overcomes SLP limitations caused by:
  - Cost over estimation due to cross-region dependencies
  - Unreachable Instructions by SLP
- Improves performance and vectorization coverage
- No significant impact on compilation time