PostSLP: Cross-Region Vectorization of Fully or Partially Vectorized Code

Vasileios Porpodas and Pushkar Ratnalikar

Intel Corporation, USA {vasileios.porpodas, pushkar.v.ratnalikar}@intel.com

LCPC 2019





Legal Disclaimer & Optimization Notice

Performance results are based on testing as of 10/16/2018 and may not reflect all publicly available security updates. See configuration disclosure for details. No product can be absolutely secure.

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. For more complete information visit www.intel.com/benchmarks.

INFORMATION IN THIS DOCUMENT IS PROVIDED "AS IS". NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO THIS INFORMATION INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

Copyright 2018, Intel Corporation. All rights reserved. Intel, the Intel logo, Pentium, Xeon, Core, VTune, OpenVINO, Cilk, are trademarks of Intel Corporation or its subsidiaries in the U.S. and other countries.

Optimization Notice

Intels compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

Notice revision #20110804



• The traditional Loop Vectorizer (LV)



- The traditional Loop Vectorizer (LV)
- Straight-line code Vectorizer (SLP)



- The traditional Loop Vectorizer (LV)
- Straight-line code Vectorizer (SLP)
 - Acronym: Superword Level Parallelism



- The traditional Loop Vectorizer (LV)
- Straight-line code Vectorizer (SLP)
 - Acronym: Superword Level Parallelism
- Same goal, different means:



- The traditional Loop Vectorizer (LV)
- Straight-line code Vectorizer (SLP)
 - Acronym: Superword Level Parallelism
- Same goal, different means:
 - LV: parallelism exposed by loops



- The traditional Loop Vectorizer (LV)
- Straight-line code Vectorizer (SLP)
 - Acronym: Superword Level Parallelism
- Same goal, different means:
 - LV: parallelism exposed by loops
 - SLP: parallelism in straight-line code (e.g., basic-blocks)





```
for (i=0; i<N; i+=4)

A[i] = B[i]

A[i+1] = B[i+1]

A[i+2] = B[i+2]

A[i+3] = B[i+3]
```





```
Loop Vectorization (LV) with VF = 4 for (i=0; i<N; i+=16)
```

```
for (i=0; i<N; i+=4)

A[i] = B[i]

A[i+1] = B[i+1]

A[i+2] = B[i+2]

A[i+3] = B[i+3]
```





```
Loop Vectorization (LV) with VF = 4 for (i=0; i<N; i+=16)
```

```
for (i=0; i<N; i+=4)
A[i] = B[i]
A[i+1] = B[i+1]
A[i+2] = B[i+2]
A[i+3] = B[i+3]
```





```
Loop Vectorization (LV) with VF = 4
for (i=0; i<N; i+=16)

A[i, i+4,i+8, i+12] = B[i, i+4,i+8, i+12]

A[i] = B[i]

A[i+1] = B[i+1]

A[i+2] = B[i+2]

A[i+3] = B[i+3]
```



```
Loop Vectorization (LV) with VF = 4
for (i=0; i<N; i+=16)

A[i, i+4,i+8, i+12] = B[i, i+4,i+8, i+12]

A[i] = B[i]

A[i+1] = B[i+1]

A[i+2] = B[i+2]

A[i+3] = B[i+3]
```



```
Loop Vectorization (LV) with VF = 4
for (i=0; i<N; i+=16)

A[i, i+4,i+8, i+12] = B[i, i+4,i+8, i+12]

A[i] = B[i]

A[i+1] = B[i+1]

A[i+2] = B[i+2]

A[i+3] = B[i+3]
```





```
for (i=0; i< N; i+=4)
 A[i] = B[i]
 A[i+1] = B[i+1]
 A[i+2] = B[i+2]
 A[i+3] = B[i+3]
```



```
Loop Vectorization (LV) with VF = 4
for (i=0; i<N; i+=16)
  A[i, i+4,i+8, i+12] = B[i, i+4,i+8, i+12]
  A[i+1,i+5,i+9, i+13] = B[i+1,i+5,i+9, i+13]
  A[i+2,i+6,i+10,i+14] = B[i+2,i+6,i+10,i+14]
```

```
A[i+3,i+7,i+11,i+15] = B[i+3,i+7,i+11,i+15]
```



```
SLP Vectorizer with VF = 4
for (i=0; i< N; i+=4)
```





```
for (i=0; i<N; i+=4)

A[i] = B[i]

A[i+1] = B[i+1]

A[i+2] = B[i+2]

A[i+3] = B[i+3]
```



```
Loop Vectorization (LV) with VF = 4
for (i=0; i<N; i+=16)

A[i, i+4,i+8, i+12] = B[i, i+4,i+8, i+12]

A[i+1,i+5,i+9, i+13] = B[i+1,i+5,i+9, i+13]

A[i+2,i+6,i+10,i+14] = B[i+2,i+6,i+10,i+14]

A[i+3,i+7,i+11,i+15] = B[i+3,i+7,i+11,i+15]
```

```
SLP Vectorizer with VF = 4 for (i=0; i<N; i+=\frac{4}{9})
```



```
for (i=0; i<N; i+=4)

A[i] = B[i]

A[i+1] = B[i+1]

A[i+2] = B[i+2]

A[i+3] = B[i+3]
```

```
Loop Vectorization (LV) with VF = 4

for (i=0; i<N; i+=16)

A[i, i+4,i+8, i+12] = B[i, i+4,i+8, i+12]

A[i+1,i+5,i+9, i+13] = B[i+1,i+5,i+9, i+13]

A[i+2,i+6,i+10,i+14] = B[i+2,i+6,i+10,i+14]

A[i+3,i+7,i+11,i+15] = B[i+3,i+7,i+11,i+15]
```

```
SLP Vectorizer with VF = 4
for (i=0; i<N; i+=4)
A[i:i+3] = B[i:i+3]
```



• Superword Level Parallelism [Larsen et al. PLDI'00]



- Superword Level Parallelism [Larsen et al. PLDI'00]
- Graph isomorphism problem



- Superword Level Parallelism [Larsen et al. PLDI'00]
- Graph isomorphism problem
- GCC and LLVM implementations are based on Bottom-Up SLP [Rosen et al. GCC-DEV'07]



- Superword Level Parallelism [Larsen et al. PLDI'00]
- Graph isomorphism problem
- GCC and LLVM implementations are based on Bottom-Up SLP [Rosen et al. GCC-DEV'07]
- SLP and loop-vectorizer complement each other:
 - Unroll loop and vectorize with SLP
 - Even if loop-vectorizer fails, SLP could partly succeed



- Superword Level Parallelism [Larsen et al. PLDI'00]
- Graph isomorphism problem
- GCC and LLVM implementations are based on Bottom-Up SLP [Rosen et al. GCC-DEV'07]
- SLP and loop-vectorizer complement each other:
 - Unroll loop and vectorize with SLP
 - Even if loop-vectorizer fails, SLP could partly succeed
- Run SLP after the Loop Vectorizer



- Superword Level Parallelism [Larsen et al. PLDI'00]
- Graph isomorphism problem
- GCC and LLVM implementations are based on Bottom-Up SLP [Rosen et al. GCC-DEV'07]
- SLP and loop-vectorizer complement each other:
 - Unroll loop and vectorize with SLP
 - Even if loop-vectorizer fails, SLP could partly succeed
- Run SLP after the Loop Vectorizer
- Algorithms can also do SLP-aware LV



Missed opportunities by both SLP and LV



- Missed opportunities by both SLP and LV
 - 1 SLP regions restricted by seed selection and graph formation



- Missed opportunities by both SLP and LV
 - 1 SLP regions restricted by seed selection and graph formation
 - 2 SLP can partially vectorize code, leaving instructions scalar




- Missed opportunities by both SLP and LV
 - 1 SLP regions restricted by seed selection and graph formation
 - 2 SLP can partially vectorize code, leaving instructions scalar
 - 3 LV may vectorize the loop such that the largest datatype fits the architecture



- Missed opportunities by both SLP and LV
 - 1 SLP regions restricted by seed selection and graph formation
 - 2 SLP can partially vectorize code, leaving instructions scalar
 - 3 LV may vectorize the loop such that the largest datatype fits the architecture
- PostSLP: SLP-style pass capable of mixed vectorization of scalars and/or vectors



- Missed opportunities by both SLP and LV
 - 1 SLP regions restricted by seed selection and graph formation
 - 2 SLP can partially vectorize code, leaving instructions scalar
 - 3 LV may vectorize the loop such that the largest datatype fits the architecture
- PostSLP: SLP-style pass capable of mixed vectorization of scalars and/or vectors
- Runs after both vectorizers





```
long A[], B[], C[], D[]
A[i+0] = B[i+0] + C[i+0] - D[i+0]
A[i+1] = B[i+1] + C[i+1] - D[i+1]
A[i+3] = B[i+2] + C[i+2] - D[i+2]
A[i+4] = B[i+3] + C[i+3] - D[i+3]
```



```
long A[], B[], C[], D[]

A[i+0] = B[i+0] + C[i+0] - D[i+0]

A[i+1] = B[i+1] + C[i+1] - D[i+1]

A[i+3] = B[i+2] + C[i+2] - D[i+2]

A[i+4] = B[i+3] + C[i+3] - D[i+3]
```




```
long A[], B[], C[], D[]

A[i+0] = B[i+0] + C[i+0] - D[i+0]

A[i+1] = B[i+1] + C[i+1] - D[i+1]

A[i+3] = B[i+2] + C[i+2] - D[i+2]

A[i+4] = B[i+3] + C[i+3] - D[i+3]
```






```
long A[], B[], C[], D[]

A[i+0] = B[i+0] + C[i+0] - D[i+0]

A[i+1] = B[i+1] + C[i+1] - D[i+1]

A[i+3] = B[i+2] + C[i+2] - D[i+2]

A[i+4] = B[i+3] + C[i+3] - D[i+3]
```






```
long A[], B[], C[], D[]

A[i+0] = B[i+0] + C[i+0] - D[i+0]

A[i+1] = B[i+1] + C[i+1] - D[i+1]

A[i+3] = B[i+2] + C[i+2] - D[i+2]

A[i+4] = B[i+3] + C[i+3] - D[i+3]
```






```
long A[], B[], C[], D[]
A[i+0] = B[i+0] + C[i+0] - D[i+0]
A[i+1] = B[i+1] + C[i+1] - D[i+1]
A[i+3] = B[i+2] + C[i+2] - D[i+2]
A[i+4] = B[i+3] + C[i+3] - D[i+3]
                                                      PostSL1
                               C[i+2] C[i+3] D[i+2] D[i+3]
        C[i+0] C[i+1] D[i+0] D[i+1]
  B[i+0] B[i+1] -
                          B[i+2] B[i+3] -
                               A[i+3] A[i+4]
        A[i+0] A[i+1]
```

C[i:i+1] C[i+2:i+3]



```
long A[], B[], C[], D[]
A[i+0] = B[i+0] + C[i+0] - D[i+0]
A[i+1] = B[i+1] + C[i+1] - D[i+1]
A[i+3] = B[i+2] + C[i+2] - D[i+2]
A[i+4] = B[i+3] + C[i+3] - D[i+3]
                                                       PostSLP
        C[i+0] C[i+1] D[i+0] D[i+1]
                               C[i+2] C[i+3] D[i+2] D[i+3]
                          B[i+2] B[i+3]
   B[i+0] B[i+1]
                               A[i+3] A[i+4]
        A[i+0] A[i+1
```





```
long A[], B[], C[], D[]


A[i+0] = B[i+0] + C[i+0] - D[i+0]


A[i+1] = B[i+1] + C[i+1] - D[i+1]

A[i+3] = B[i+2] + C[i+2] - D[i+2]

A[i+4] = B[i+3] + C[i+3] - D[i+3]
```










```
long A[], B[], C[], D[]


A[i+0] = B[i+0] + C[i+0] - D[i+0]

A[i+1] = B[i+1] + C[i+1] - D[i+1]

A[i+3] = B[i+2] + C[i+2] - D[i+2]

A[i+4] = B[i+3] + C[i+3] - D[i+3]
```








```
long A[], B[], C[], D[]


A[i+0] = B[i+0] + C[i+0] - D[i+0]

A[i+1] = B[i+1] + C[i+1] - D[i+1]

A[i+3] = B[i+2] + C[i+2] - D[i+2]

A[i+4] = B[i+3] + C[i+3] - D[i+3]
```








```
long A[], B[], C[], D[]


A[i+0] = B[i+0] + C[i+0] - D[i+0]

A[i+1] = B[i+1] + C[i+1] - D[i+1]

A[i+3] = B[i+2] + C[i+2] - D[i+2]

A[i+4] = B[i+3] + C[i+3] - D[i+3]
```








```
long A[], B[], C[], D[]


A[i+0] = B[i+0] + C[i+0] - D[i+0]

A[i+1] = B[i+1] + C[i+1] - D[i+1]

A[i+3] = B[i+2] + C[i+2] - D[i+2]

A[i+4] = B[i+3] + C[i+3] - D[i+3]
```







```
long A[], B[], C[], D[]
A[i+0] = B[i+0] + C[i+0] - D[i+0]
A[i+2] = B[i+1] + C[i+1] - D[i+1]
A[i+3] = B[i+2] + C[i+2] - D[i+2]
A[i+5] = B[i+3] + C[i+3] - D[i+3]
```



```
long A[], B[], C[], D[]

A[i+0] = B[i+0] + C[i+0] - D[i+0]

A[i+2] = B[i+1] + C[i+1] - D[i+1]

A[i+3] = B[i+2] + C[i+2] - D[i+2]

A[i+5] = B[i+3] + C[i+3] - D[i+3]
```




```
long A[], B[], C[], D[]

A[i+0] = B[i+0] + C[i+0] - D[i+0]

A[i+2] = B[i+1] + C[i+1] - D[i+1]

A[i+3] = B[i+2] + C[i+2] - D[i+2]

A[i+5] = B[i+3] + C[i+3] - D[i+3]
```






```
long A[], B[], C[], D[]

A[i+0] = B[i+0] + C[i+0] - D[i+0]

A[i+2] = B[i+1] + C[i+1] - D[i+1]

A[i+3] = B[i+2] + C[i+2] - D[i+2]

A[i+5] = B[i+3] + C[i+3] - D[i+3]
```





```
long A[], B[], C[], D[]


A[i+0] = B[i+0] + C[i+0] - D[i+0]

A[i+2] = B[i+1] + C[i+1] - D[i+1]

A[i+3] = B[i+2] + C[i+2] - D[i+2]

A[i+5] = B[i+3] + C[i+3] - D[i+3]
```

C[i] C[i+1:i+2] C[i+3]



PostSLP




```
long A[], B[], C[], D[]


A[i+0] = B[i+0] + C[i+0] - D[i+0]

A[i+2] = B[i+1] + C[i+1] - D[i+1]

A[i+3] = B[i+2] + C[i+2] - D[i+2]

A[i+5] = B[i+3] + C[i+3] - D[i+3]
```










```
long A[], B[], C[], D[]


A[i+0] = B[i+0] + C[i+0] - D[i+0]

A[i+2] = B[i+1] + C[i+1] - D[i+1]

A[i+3] = B[i+2] + C[i+2] - D[i+2]

A[i+5] = B[i+3] + C[i+3] - D[i+3]
```







```
long A[], B[], C[], D[]


A[i+0] = B[i+0] + C[i+0] - D[i+0]


A[i+2] = B[i+1] + C[i+1] - D[i+1]

A[i+3] = B[i+2] + C[i+2] - D[i+2]

A[i+5] = B[i+3] + C[i+3] - D[i+3]
```

PostSLP








```
long A[], B[], C[], D[]


A[i+0] = B[i+0] + C[i+0] - D[i+0]

A[i+2] = B[i+1] + C[i+1] - D[i+1]

A[i+3] = B[i+2] + C[i+2] - D[i+2]

A[i+5] = B[i+3] + C[i+3] - D[i+3]
```








```
long A[], B[], C[], D[]


A[i+0] = B[i+0] + C[i+0] - D[i+0]

A[i+2] = B[i+1] + C[i+1] - D[i+1]

A[i+3] = B[i+2] + C[i+2] - D[i+2]

A[i+5] = B[i+3] + C[i+3] - D[i+3]
```








A[i+0]

2/3 Partially Vectorized Code by SLP

```
long A[], B[], C[], D[]
A[i+0] = B[i+0] + C[i+0] - D[i+0]
A[i+2] = B[i+1] + C[i+1] - D[i+1]
A[i+3] = B[i+2] + C[i+2] - D[i+2]
A[i+5] = B[i+3] + C[i+3] - D[i+3]
               C[i+1]C[i+2] D[i+1]D[i+2] C[i+3]D[i+3]
 C[i+0] D[i+0]
          B[i+1]B[i+2]
```

A[i+2]A[i+3]

A[i+5]



```
Tmp = B[i:i+3] + C[i:i+3] - D[i:i+3]

A[i+0] = shuffle<0>(Tmp)

A[i+2:i+3] = shuffle<1:2>(Tmp)

slide 8 of 18 (i+5] = shuffle<3>(Tmp)

http://yporpo.me
```



```
double A[], B[], C[], D[];
float E[], F[], G[], H[];
for (i = 0; i != N; i += 4 + UF) {
    A[i:i+3] = B[i:i+3] + C[i:i+3] + D[i:i+3]
    E[i:i+3] = F[i:i+3] + G[i:i+3] + H[i:i+3]
    A[i+4:i+7] = B[i+4:i+7] + C[i+4:i+7] + D[i+4:i+7]
    E[i+4:i+7] = F[i+4:i+7] + G[i+4:i+7] + H[i+4:i+7]
    // Repeats due to unrolling UF times
}
```



```
double A[], E[], C[], D[];
float E[], F[], G[], H[];
for (i = 0; i != N; i != 4 + UF) {
    A[i:i+3] = B[i:i+3] + C[i:i+3] + D[i:i+3]
    E[i:i+3] = F[i:i+3] + G[i:i+3] + H[i:i+3]
    A[i+4:i+7] = B[i+4:i+7] + C[i+4:i+7] + D[i+4:i+7]
    E[i+4:i+7] = F[i+4:i+7] + G[i+4:i+7] + H[i+4:i+7]
    // Repeats due to unrolling UF times
}
```



```
double A[], B[], C[], D[];
float E[], F[], G[], H[];
for (i = 0; i != N; i += 4 + UF) {
    A[i:i+3] = B[i:i+3] + C[i:i+3] + D[i:i+3]
    E[i:i+3] = F[i:i+3] + G[i:i+3] + H[i:i+3]
    A[i+4:i+7] = B[i+4:i+7] + C[i+4:i+7] + D[i+4:i+7]
    E[i+4:i+7] = F[i+4:i+7] + G[i+4:i+7] + H[i+4:i+7]
    // Repeats due to unrolling UF times
}
```



```
double A[], B[], C[], D[];
float E[], F[], G[], H[];
for (i = 0; i != N; i += 4 + UF) {
 A[i:i+3] = B[i:i+3] + C[i:i+3] + D[i:i+3]
 E[i:i+3] = F[i:i+3] + G[i:i+3] + H[i:i+3]
 A[i+4:i+7] = B[i+4:i+7] + C[i+4:i+7] + D[i+4:i+7]
 E[i+4:i+7] = F[i+4:i+7] + G[i+4:i+7] + H[i+4:i+7]
  // Repeats due to unrolling UF times
                  C[i:i+3]
                                     D[i:i+3]
          B[i:i+3]
                   A[i:i+3]
                            H[i:i+31
                 G[i:i+3]
            F[i:i+3]
                 E[i:i+3]
```

// Repeats due to unrolling




```
double A[], B[], C[], D[];
float E[], F[], G[], H[];
for (i = 0; i != N; i += 4 + UF) {
 A[i:i+3] = B[i:i+3] + C[i:i+3] + D[i:i+3]
 E[i:i+3] = F[i:i+3] + G[i:i+3] + H[i:i+3]
 A[i+4:i+7] = B[i+4:i+7] + C[i+4:i+7] + D[i+4:i+7]
 E[i+4:i+7] = F[i+4:i+7] + G[i+4:i+7] + H[i+4:i+7]
  // Repeats due to unrolling UF times
                  C[i:i+3]
                                      D[i:i+3]
           B[i:i+3]
                    A[i:i+3]
                    256 bits
                 G[i:i+31
                             H[i:i+31
            F[i:i+3]
                  E[i:i+3]
                  128 bite
          // Repeats due to unrolling
```



```
double A[], B[], C[], D[];
float E[], F[], G[], H[];
for (i = 0; i != N; i += 4 + UF) {
 A[i:i+3] = B[i:i+3] + C[i:i+3] + D[i:i+3]
 E[i:i+3] = F[i:i+3] + G[i:i+3] + H[i:i+3]
 A[i+4:i+7] = B[i+4:i+7] + C[i+4:i+7] + D[i+4:i+7]
 E[i+4:i+7] = F[i+4:i+7] + G[i+4:i+7] + H[i+4:i+7]
  // Repeats due to unrolling UF times
for (...) {
                                  1st iter.
                                  2nd iter.
          // Repeats due to unrolling...
```




```
double A[], B[], C[], D[];
float E[], F[], G[], H[];
for (i = 0; i != N; i += 4 + UF) {
 A[i:i+3] = B[i:i+3] + C[i:i+3] + D[i:i+3]
 E[i:i+3] = F[i:i+3] + G[i:i+3] + H[i:i+3]
 A[i+4:i+7] = B[i+4:i+7] + C[i+4:i+7] + D[i+4:i+7]
 E[i+4:i+7] = F[i+4:i+7] + G[i+4:i+7] + H[i+4:i+7]
  // Repeats due to unrolling UF times
for (...) {
                                  1st iter.
                                  2nd iter.
          // Repeats due to unrolling...
```






```
double A[], B[], C[], D[]:
float E[], F[], G[], H[];
for (i = 0; i != N; i += 4 + UF) {
 A[i:i+3] = B[i:i+3] + C[i:i+3] + D[i:i+3]
 E[i:i+3] = F[i:i+3] + G[i:i+3] + H[i:i+3]
 A[i+4:i+7] = B[i+4:i+7] + C[i+4:i+7] + D[i+4:i+7]
 E[i+4:i+7] = F[i+4:i+7] + G[i+4:i+7] + H[i+4:i+7]
  // Repeats due to unrolling UF times
for (...) {
                                  1st iter.
                                  2nd iter.
          // Repeats due to unrolling...
```






```
double A[], B[], C[], D[]:
float E[], F[], G[], H[];
for (i = 0; i != N; i += 4 + UF) {
 A[i:i+3] = B[i:i+3] + C[i:i+3] + D[i:i+3]
 E[i:i+3] = F[i:i+3] + G[i:i+3] + H[i:i+3]
 A[i+4:i+7] = B[i+4:i+7] + C[i+4:i+7] + D[i+4:i+7]
 E[i+4:i+7] = F[i+4:i+7] + G[i+4:i+7] + H[i+4:i+7]
  // Repeats due to unrolling UF times
for (...) {
                                  1st iter.
                                  2nd iter.
          // Repeats due to unrolling...
```






```
double A[], B[], C[], D[];
float E[], F[], G[], H[];
for (i = 0; i != N; i += 4 + UF) {
 A[i:i+3] = B[i:i+3] + C[i:i+3] + D[i:i+3]
 E[i:i+3] = F[i:i+3] + G[i:i+3] + H[i:i+3]
 A[i+4:i+7] = B[i+4:i+7] + C[i+4:i+7] + D[i+4:i+7]
 E[i+4:i+7] = F[i+4:i+7] + G[i+4:i+7] + H[i+4:i+7]
  // Repeats due to unrolling UF times
for (...) {
                                  1st iter.
                                  2nd iter.
          // Repeats due to unrolling...
```






```
double A[], B[], C[], D[];
float E[], F[], G[], H[];
for (i = 0; i != N; i += 4 + UF) {
 A[i:i+3] = B[i:i+3] + C[i:i+3] + D[i:i+3]
 E[i:i+3] = F[i:i+3] + G[i:i+3] + H[i:i+3]
 A[i+4:i+7] = B[i+4:i+7] + C[i+4:i+7] + D[i+4:i+7]
 E[i+4:i+7] = F[i+4:i+7] + G[i+4:i+7] + H[i+4:i+7]
  // Repeats due to unrolling UF times
for (...) {
                                  1st iter.
                                  2nd iter.
          // Repeats due to unrolling...
```






```
double A[], B[], C[], D[];
float E[], F[], G[], H[];
for (i = 0; i != N; i += 4 + UF) {
 A[i:i+3] = B[i:i+3] + C[i:i+3] + D[i:i+3]
 E[i:i+3] = F[i:i+3] + G[i:i+3] + H[i:i+3]
 A[i+4:i+7] = B[i+4:i+7] + C[i+4:i+7] + D[i+4:i+7]
 E[i+4:i+7] = F[i+4:i+7] + G[i+4:i+7] + H[i+4:i+7]
  // Repeats due to unrolling UF times
for (...) {
                                  1st iter.
                                  2nd iter.
          // Repeats due to unrolling...
```





```
double A[], B[], C[], D[];
float E[], F[], G[], H[];
for (i = 0; i != N; i += 4 + UF) {
 A[i:i+3] = B[i:i+3] + C[i:i+3] + D[i:i+3]
 E[i:i+3] = F[i:i+3] + G[i:i+3] + H[i:i+3]
 A[i+4:i+7] = B[i+4:i+7] + C[i+4:i+7] + D[i+4:i+7]
 E[i+4:i+7] = F[i+4:i+7] + G[i+4:i+7] + H[i+4:i+7]
  // Repeats due to unrolling UF times
for (...) {
                                  1st iter.
                                  2nd iter.
          // Repeats due to unrolling...
```





 Seeds: Consecutive Vector/Scalar Loads and Stores

Scalar and/or Vector IR

1. Find seed instructions for vectorization



 Seeds: Consecutive Vector/Scalar Loads and Stores

Scalar and/or Vector IR

1. Find seed instructions for vectorization

2. Get next seed group



- Seeds: Consecutive Vector/Scalar Loads and Stores
- Grow vectorization graph towards defs and uses

Scalar and/or Vector IR

1. Find seed instructions for vectorization

2. Get next seed group

3. Generate the PostSLP graph




- Seeds: Consecutive Vector/Scalar Loads and Stores
- Grow vectorization graph towards defs and uses
- Cost: weighted instruction count

Scalar and/or Vector IR | 1. | Find seed instructions for vectorization | | 2. | Get next seed group | | 3. | Generate the PostSLP graph | | 4 | Calculate cost of re-vectorization |




- Seeds: Consecutive Vector/Scalar Loads and Stores
- Grow vectorization graph towards defs and uses
- Cost: weighted instruction count
- Check overall profitability






- Seeds: Consecutive Vector/Scalar Loads and Stores
- Grow vectorization graph towards defs and uses
- Cost: weighted instruction count
- Check overall profitability
- Generate code for groups






- Seeds: Consecutive Vector/Scalar Loads and Stores
- Grow vectorization graph towards defs and uses
- Cost: weighted instruction count
- Check overall profitability
- Generate code for groups






- Seeds: Consecutive Vector/Scalar Loads and Stores
- Grow vectorization graph towards defs and uses
- Cost: weighted instruction count
- Check overall profitability
- Generate code for groups






- Seeds: Consecutive Vector/Scalar Loads and Stores
- Grow vectorization graph towards defs and uses
- Cost: weighted instruction count
- Check overall profitability
- Generate code for groups






- Seeds: Consecutive Vector/Scalar Loads and Stores
- Grow vectorization graph towards defs and uses
- Cost: weighted instruction count
- Check overall profitability
- Generate code for groups
- Repeat





- Seeds: Consecutive Vector/Scalar Loads and Stores
- Grow vectorization graph towards defs and uses
- Cost: weighted instruction count
- Check overall profitability
- Generate code for groups
- Repeat





• Implemented in LLVM trunk



- Implemented in LLVM trunk
- Target: Intel® CoreTM i5-6440HQ CPU



- Implemented in LLVM trunk
- Target: Intel® Core™ i5-6440HQ CPU
- Compiler flags: -O3 -ffast-math -march=native -mtune=native



- Implemented in LLVM trunk
- Target: Intel® Core™ i5-6440HQ CPU
- Compiler flags: -O3 -ffast-math -march=native -mtune=native
- SPEC CPU2006



- Implemented in LLVM trunk
- Target: Intel® Core™ i5-6440HQ CPU
- Compiler flags: -O3 -ffast-math -march=native -mtune=native
- SPEC CPU2006
- We evaluated the following:




- Implemented in LLVM trunk
- Target: Intel® Core™ i5-6440HQ CPU
- Compiler flags: -O3 -ffast-math -march=native -mtune=native
- SPEC CPU2006
- We evaluated the following:
 - 1 O3: All vectorizers enabled



- Implemented in LLVM trunk
- Target: Intel® Core™ i5-6440HQ CPU
- Compiler flags: -O3 -ffast-math -march=native -mtune=native
- SPEC CPU2006
- We evaluated the following:
 - 1 O3: All vectorizers enabled
 - **2** O3 + PostSLP : All vectorizers + PostSLP




Up to 2.5% Faster in Full Benchmarks



http://vporpo.me




Static Cost Savings in 9 Full Benchmarks






Up to 1.8x Faster in Kernels





Static Cost Savings in Kernels





• Motivated the need for a post-vectorization pass



- Motivated the need for a post-vectorization pass
- Missed opportunities by SLP or LV



- Motivated the need for a post-vectorization pass
- Missed opportunities by SLP or LV
- PostSLP: A vectorization pass that can vectorize scalars and/or vectors



- Motivated the need for a post-vectorization pass
- Missed opportunities by SLP or LV
- PostSLP: A vectorization pass that can vectorize scalars and/or vectors
- Implementation in LLVM



- Motivated the need for a post-vectorization pass
- Missed opportunities by SLP or LV
- PostSLP: A vectorization pass that can vectorize scalars and/or vectors
- Implementation in LLVM
- Up to 2.5% speedup in Full SPEC CPU2006 benchmarks



- Motivated the need for a post-vectorization pass
- Missed opportunities by SLP or LV
- PostSLP: A vectorization pass that can vectorize scalars and/or vectors
- Implementation in LLVM
- Up to 2.5% speedup in Full SPEC CPU2006 benchmarks
- Negligible compilation time increase