

# Aligned Scheduling: Cache-efficient Instruction Scheduling for VLIW Processors

Vasileios Porpodas † and Marcelo Cintra †\*

School of Informatics, University of Edinburgh<sup>†</sup> Intel Labs Braunschweig\*


LCPC 2013



Mobile era




- Mobile era
- Energy becomes a major design constraint






- Mobile era
- Energy becomes a major design constraint
- Hardware Instruction scheduling consumes a lot of energy






- Mobile era
- Energy becomes a major design constraint
- Hardware Instruction scheduling consumes a lot of energy
- VLIW processors: high-performance and statically scheduled





- Mobile era
- Energy becomes a major design constraint
- Hardware Instruction scheduling consumes a lot of energy
- VLIW processors: high-performance and statically scheduled
- Suffer from unpredictable cache latencies





- Out-Of-Order Processors support full scoreboarding
- Performance model (Karkhanis & Smith ISCA'04)






- Out-Of-Order Processors support full scoreboarding
- Performance model (Karkhanis & Smith ISCA'04)






- Out-Of-Order Processors support full scoreboarding
- Performance model (Karkhanis & Smith ISCA'04)






- Out-Of-Order Processors support full scoreboarding
- Performance model (Karkhanis & Smith ISCA'04)






- Out-Of-Order Processors support full scoreboarding
- Performance model (Karkhanis & Smith ISCA'04)






- Out-Of-Order Processors support full scoreboarding
- Performance model (Karkhanis & Smith ISCA'04)
- Most effective at hiding latency Expensive hardware





 VLIW Processors with VLIW-word-level scoreboarding (Stall-On-Use)




**CYCLE** 






















- VLIW Processors with VLIW-word-level scoreboarding (Stall-On-Use)
- Effective at hiding some latency






























- VLIW Processors with NO Load-Use Interlocking (Stall-On-Miss)
- Poor performance under lots of misses








Non-Load instruction

Increasing Hardware Complexity




• No interlocks (Stall-On-Miss SOM)



Increasing Hardware Complexity




- No interlocks (Stall-On-Miss SOM)
- VLIW-level interlocks (Stall-On-Use SOU)





- No interlocks (Stall-On-Miss SOM)
- VLIW-level interlocks (Stall-On-Use SOU)
- Instruction-level Full Scoreboarding






#### Observation: Load Semantics on SOM

 Missing Loads have different semantics from Long-Latency instructions








#### Observation: Load Semantics on SOM

- Missing Loads have different semantics from Long-Latency instructions
- Existing schedulers treat them as equivalent




a. Execution overlap of long-latency A with B,C

Or Cache-HIT



#### Observation: Load Semantics on SOM

- Missing Loads have different semantics from Long-Latency instructions
- Existing schedulers treat them as equivalent



Non-Load instruction

.oad-MISS instruction

Or Cache-HIT


b. No execution overlap of Load-MISS A (only B)

Stall-On-Miss



 Baseline Scheduler not effective on SOM more MISSes a. Non-Aligned schedule










 Baseline Scheduler not effective on SOM






more MISSes




- Baseline Scheduler not effective on SOM
- Suffers from consecutive stalls








- Baseline Scheduler not effective on SOM
- Suffers from consecutive stalls
- Aligned
   Scheduling
   optimized for
   SOM





- Baseline Scheduler not effective on SOM
- Suffers from consecutive stalls
- Aligned
   Scheduling
   optimized for
   SOM




www.inf.ed.ac.uk

slide 8 of 24



### Motivation: Miss Overlapping

- Baseline Scheduler not effective on SOM
- Suffers from consecutive stalls
- Aligned
   Scheduling
   optimized for
   SOM
- Exploit Multiple simultaneous Misses



slide 8 of 24


Load-MISS instr.

www.inf.ed.ac.uk



### Motivation: Aligning Multiple Loads

SOM hardware is incapable of hiding misses




slide 9 of 24



### Motivation: Aligning Multiple Loads


- SOM hardware is incapable of hiding misses
- Improve performance by aligning Loads





### Motivation: Aligning Multiple Loads

- SOM hardware is incapable of hiding misses
- Improve performance by aligning Loads
- Multiple misses occur simultaneously → fewer stalls





#### Outline

Introduction

Aligned Scheduling


Experimental Setup and Results

Conclusion






















• Plug-in to well established scheduler structure







- Plug-in to well established scheduler structure
- Better selection of instruction to be scheduled
- Override default priorities




















- Unaligned Loads
- Prefer Low Priority Load if already scheduled a Load






- Unaligned Loads
- Prefer Low Priority Load if already scheduled a Load
- Miss overlapping
- Faster execution







- Unaligned Loads
- Prefer Low Priority Load if already scheduled a Load
- Miss overlapping
- Faster execution




















- Unaligned Loads
- Delay the execution of low-priority Loads






- Unaligned Loads
- Delay the execution of low-priority Loads
- Miss overlapping
- Increases chances that Loads will be aligned later







- Unaligned Loads
- Delay the execution of low-priority Loads
- Miss overlapping
- Increases chances that Loads will be aligned later











































#### Outline

Introduction

Aligned Scheduling


Experimental Setup and Results

Conclusion



### **Experimental Setup**


• Compiler: GCC-4.5.0, Modified Haifa-Scheduler





### Experimental Setup

• Compiler: GCC-4.5.0, Modified Haifa-Scheduler




- Architecture
  - IA64-based 4 issue VLIW
  - Modified SKI IA64 simulator



### Experimental Setup


Compiler: GCC-4.5.0, Modified Haifa-Scheduler



- Architecture
  - IA64-based 4 issue VLIW
  - Modified SKI IA64 simulator
- Benchmarks: SPEC CINT2000 and MediabenchII Video




# Results: cjpeg (4-issue), Cycles



• Big improvement for small L1




# Results: cjpeg (4-issue), Cycles



- Big improvement for small L1
- HLPL and LLPL act cooperatively




# Results: cjpeg (4-issue), Cycles



- Big improvement for small L1
- HLPL and LLPL act cooperatively
- Improves SOM, performance close to SOM on double the cache




# Results: cjpeg (4-issue), Cycles



- Big improvement for small L1
- HLPL and LLPL act cooperatively
- Improves SOM, performance close to SOM on double the cache.
- Improves SOU




# Results: cjpeg (4-issue), Miss-Overlap



Increase Miss overlapping, proof that Aligned Scheduling achieves its goal




# Results: cjpeg (4-issue), Mem Access Time



Aligned scheduling improves the average memory access time




# Results: cjpeg (4-issue), Mem Access Time



- Aligned scheduling improves the average memory access time
- Proof that
  Aligned
  Scheduling helps
  hide cache
  misses




# Results: cjpeg (4-issue), Miss Rates



- Miss Rates don't change
- A miss is count as a miss even if it overlaps




# Results: cjpeg (4-issue), Miss Rates




- Miss Rates don't change
- A miss is count as a miss even if it overlaps






Improves SOM on avg

Benchmarks










**Improves** SOM on avg Up to 20%

#### Benchmarks















Benchmarks



Improves SOM on avg


Up to 20% speedup

Up to 3% slowdown

Correlation
between
Miss
overlapping
and
performance...k




#### Results: All Benchmarks, Mem Access Time



Improved memory access latency




#### Results: All Benchmarks, Mem Access Time



- Improved memory access latency
- SOU consistently better at hiding latencies (hardware support)



#### Results: All Benchmarks, Miss Rates





#### Conclusion

Proposed Aligned Scheduling, a scheduler for VLIWs that:

- Incorporates micro-architectural knowledge of load-use interlocking hardware
- Exploits statically known MLP
- Generates schedules resilient to cache misses on VLIWs



# Aligned Scheduling: Cache-efficient Instruction Scheduling for VLIW Processors

Vasileios Porpodas † and Marcelo Cintra †\*

School of Informatics, University of Edinburgh<sup>†</sup>
Intel Labs Braunschweig\*

LCPC 2013