For the circuit described below, perform the following two tasks. (1) Determine all gate sizes to minimize the overall circuit delay. (2) Determine all gate sizes to minimize overall area subject to the constraint that the overall circuit delay has to be less than or equal to (a) 5% (b) 10% (c) 20% above that obtained in (1).


Overall area is defined as the sum of gate sizes. The size of each gate can be 1, 2, 4, or 8. The characteristic of all size-1 gates are given in the table following the circuit netlist. Assume that each primary input is driven by an $R_{drive} = 10 \text{ k}\Omega$ and each primary output is connected to a load $C_{load} = 35 \text{ pF}$. It is assumed that the arrival times for all primary inputs are zero. The delay calculation will use Elmore delay model. Assume that the wire capacitance and resistance can be ignored.

For both tasks: You need to use a table to list arrival time at all gate outputs (including primary outputs). Draw the circuit and clearly highlight critical path(s) and write down arrival times at all gate outputs.


```
22 = NAND(5, 21)
10 = NOT(1)
                                23 = NOT(5)
11 = AND(1, 2)
                                24 = NAND(20, 23)
12 = NAND(2, 10)
                                25 = AND(5, 10, 19)
13 = NOT(11)
                                26 = AND(4, 15)
14 = AND(3, 13)
                                27 = OR(22, 25, 26)
15 = NAND(3, 12)
                                28 = NAND(19, 22, 24)
16 = NOT(4)
17 = NOT(14)
18 = AND(4, 17)
19 = NAND(12, 15, 16)
20 = OR(11, 14, 18)
21 = NOT(18)
```

To solve this lab, we have to first plot the circuits based on the nodes given to us above.

The plot is drawn using MATLAB Simulink as shown below



Now to determine delay at each stage, we must replace each logic gate by its cell resistance and input capacitance. The sample of the approach is shown below



To determine the delay,

At A:
$$t_a = Rdrive * (C_{inv} + C_{and})$$

At C:
$$t_c = Rdrive * (C_{inv} + C_{and})$$

At D:
$$t_d = Rdrive * (C_{and})$$

Now, for the next stages,

At B:
$$t_{next} = t_a + Rinv * (C_{next})$$


At E:
$$t_{next} = max(t_c, t_d) + Rinv*(C_{next})$$

When we have two or more inputs as shown, we must consider the maximum delay of the two while moving forward. This can be done in excel using the MAX function.

The tabulated values at different nodes are as shown below. (Image of EXCEL sheet used attached in appendix)

Node	Delay (ns)	
1	9	
2	8.5	
3	8.5	
4	13	
5	15.5	
10	16.035	
11	13.32516	
12	19.6393	
13	16.00516	
14	20.33032	
15	23.063385	
16	16.685	
17	23.01032	
18	27.33548	
19	26.693245	
20	28.50548	
21	30.35048	
22	34.855855	
23	18.515	
24	30.487845	
25	29.213245	
26	25.586395	
27	125.855855	
28	145.329855	

As we can see in the tabulated column, the output terminals, i.e 27 and 28 have different arrival times / Elmore delay. Using this we can plot the critical path as shown below



To optimize this design, we need to now choose a sizing (1, 2, 4 or 8 as per requirement) such that the critical path delay is reduced.

After trying several combination of sizing on the gates, the optimal sizing is found as shown below,

Gate	Sizing
NOT	2
NAND3	8
AND	2
AND3	2
NAND	2
OR3	2

Using this sizing the output delays are got down to

Node	Delay(ns)
27	95.30295
28	63.6122

As we can see, of the recognized critical path has gone down to 64.61ns from 145.32ns.

Hence we can conclude that the above sizing is optimal.

The second part of the lab requires us to reduce the area under three constraints. The delay is allowed 5%, 10%, and 20% above and we have to determine minimum area to achieve this. **The area is also said to be the sum of the sizes gates used.**

i.e Area = sum (num of gates * size)

For the optimal delay obtained, the area is calculated using the excel sheet as shown,

Gate	Total gates	Sizing of 1 * 1 gate area	Total area
NOT	6	2	12
NAND3	2	24	48
AND	4	4	16
AND3	1	6	6
NAND	5	4	20
OR3	2	6	12
		Overall Area	114

Now, let us determine if we can minimize the area under the given constaints.

a. **5%**

Allowed delay = Optimal Delay * 1.05

i.e

Node	Delay(ns)
27	100.068
28	66.7928

The optimal solution is as shown,

Gate	Sizing
NOT	2
NAND3	8
AND	2
AND3	1
NAND	2
OR3	2

The overall area and time is under condition is now shown this is now,

Gate	Total gates	Sizing of 1 * 1 gate area	Total area
NOT	6	2	12
NAND3	2	24	48
AND	4	4	16
AND3	1	3	3
NAND	5	4	20
OR3	2	6	12
		Overall Area	111

Node	Delay(ns)
27	95.303
28	63.6122

b. **10%**

Allowed delay = Optimal Delay * 1.10

i.e

Node	Delay(ns)
27	104.833
28	69.9734

The optimal solution is as shown,

Gate	Sizing
NOT	1
NAND3	8
AND	1
AND3	1
NAND	2
OR3	2

The overall area and time is under condition is now shown this is now,

Gate	Total gates	Sizing of 1 * 1 gate area	Total area
NOT	6	1	6
NAND3	2	24	48
AND	4	2	8
AND3	1	3	3
NAND	5	4	20
OR3	2	6	12
		Overall Area	97

Node	Delay(ns)
27	100.887
28	69.1962

c. **20%**

Allowed delay = Optimal Delay * 1.20

i.e

Node	Delay(ns)
27	114.36
28	76.3346

The optimal solution is as shown,

Gate	Sizing	
NOT	1	
NAND3	8	
AND	1	
AND3	1	
NAND	1	
OR3	2	


The overall area and time is under condition is now shown this is now,

Gate	Total gates	Sizing of 1 * 1 gate area	Total area
NOT	6	1	6
NAND3	2	24	48
AND	4	2	8
AND3	1	3	3
NAND	5	2	10
OR3	2	6	12
		Overall Area	87


Node	Delay(ns)
27	104.324
28	72.637

APPENDIX


1. Excel for initial sizing




2. Excel for optimal sizing



3. Excel for 5% constraint to minimize area



4. Excel for 10% constraint to minimize area



5. Excel for 20% constraint to minimize area

