
# Introduction to Digital Logic Design

Subhasis Bhattacharjee

# Scope





### Major Parts in this course

We will cover the following major things in this course:

- Combinational Logic
- Sequential Networks
- Standard Modules

### Combinational Logic vs Sequential Network





#### Combinational logic:

$$y_i = f_i(x_1,...,x_n)$$

Sequential Networks

1) Memory 2) Time Steps (Clock)

$$y_i^t = f_i(x_1^t,...,x_n^t, s_1^t, ...,s_m^t)$$


$$S_i^{t+1} = g_i(x_1^t,...,x_n^t, s_1^t,...,s_m^t)$$

# Scope

Subjects	<b>Building Blocks</b>	Theory
Combinational Logic	AND, OR, NOT,XOR	Boolean Algebra
Sequential Network	FF, Counter, Registers	Finite State Machine
Standard Modules	Operators, Interconnects, Memory	Arithmetics, Universal Logic


# George Boole, 1815 - 1864

- Born to working class parents
- Taught himself mathematics and joined the faculty of Queen's College in Ireland.
- Wrote An Investigation of the Laws of Thought (1854)
- Introduced binary variables
- Introduced the three fundamental logic operations: AND, OR, and NOT.



# Combinational Logic

# Combinational Logic vs Boolean Algebra Expression



Schematic Diagram:

5 primary inputs

4 components

9 signal nets

12 pins

Boolean Algebra:

5 literals

4 operators

### Some Definitions

- Complement: variable with a bar over it  $\bar{A}$ ,  $\bar{B}$ ,  $\bar{C}$
- Literal: variable or its complement  $A, \overline{A}, B, \overline{B}, C, \overline{C}$
- Implicant: product of literals  $A\overline{B}C$ ,  $A\overline{C}$ , BC
- Minterm: product that includes all input variables  $\bar{ABC}$ ,  $AB\bar{C}$ ,  $A\bar{B}C$
- Maxterm: sum that includes all input variables  $(A+\overline{B}+C)$ ,  $(\overline{A}+B+C)$ ,  $(\overline{A}+\overline{B}+\overline{C})$

# Digital Discipline: Binary Values

- Typically consider only two discrete values:
  - 1's and 0's
  - 1, TRUE, HIGH
  - -0, FALSE, LOW
- 1 and 0 can be represented by specific voltage levels, rotating gears, fluid levels, etc.
- Digital circuits usually depend on specific voltage levels to represent 1 and 0
- Bit: Binary digit

## Digital (logic) Elements: Gates

- Digital devices or gates have one or more inputs and produce an output that is a function of the current input value(s).
- All inputs and outputs are binary and can only take the values 0 or 1
- A gate is called a *combinational circuit* because the output only depends on the current input combination.
- Digital circuits are created by using a number of connected gates such as the output of a gate is connected to the input of one or more gates in such a way to achieve specific outputs for input values.
- Digital or logic design is concerned with the design of such circuits.


### Truth Tables

Provide a listing of every possible combination of values of binary inputs to a digital circuit and the corresponding outputs.


INPUTS	OUTPUTS
•••	•••
•••	•••

Truth Table			
Inputs		Outputs	
X	y	x.y	x+y
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	1

• Example (2 inputs, 2 outputs):




### AND Gate



Truth Table			
Inputs		Output	
A B		A.B	
0	0	0	
0	1	0	
1	0	0	
1	1	1	


(We	SHARED TERMINALS (We will not mention them - Usually)		
GND	Connected to ground		
VCC	Connected to positive voltage to provide power to all four gates		

## OR Gate



Truth Table			
Inputs		Output	
A	В	A + B	
0	0	0	
0	1	1	
1	0	1	
1	1	1	

### NAND Gate



Symbol

Truth Table			
Inp	Output		
A B		(A . B)'	
0	0	1	
0	1	1	
1	0	1	
1	1	0	


### The NAND Gate

- Multiple equivalent symbols / logical representations
- NAND gate is self-sufficient (can build any logic circuit with it).
- Can be used to implement AND/OR/NOT




**Equivalent Symbols** 

# Logic Gates



## Useful Circuits using Logic Gates

### **Binary Addition**




# Binary Addition: Hardware

• Half Adder: Two inputs (a,b) and two outputs (carry, sum).

• Full Adder: Three inputs (a,b,c) and two outputs (carry, sum).

### Half Adder



#### Truth Table

a b	carry	sum
0 0	0	0
0 1	0	1
1 0	0	1
1 1	1	0


### **Switching Function**

#### Switching Expressions:

Sum 
$$(a,b) = a'b + ab'$$
  
Carry  $(a, b) = a*b$ 


#### Ex:

Sum 
$$(0,0) = 0'0 + 0*0' = 0 + 0 = 0$$
  
Sum  $(0,1) = 0'1 + 0*1' = 1 + 0 = 1$   
Sum  $(1,1) = 1'1 + 1*1' = 0 + 0 = 0$ 



### Full Adder

#### Truth Table



Id	a	b	C <sub>in</sub>	carry	sum
0	0	0	0	0	0
1	0	0	1	0	1
2	0	1	0	0	1
_3	0	1	1	1	0
4	1	0	0	0	1
5	1	0	1	1	0
6	1	1	0	1	0
7	1	1	1	1	1

### Minterm and Maxterm

Id	a b c <sub>in</sub>	carryout	
0	0 0 0	0	a+b+c
1	0 0 1	0	a+b+c'
2	0 1 0	0	a+b'+c
3	0 1 1	1 a'b c	
4	1 0 0	0	a'+b+c
5	1 0 1	1 a b'c	
6	1 1 0	1 a b c'	
7	1 1 1	1 a b c	maxterm
		<b>†</b>	
		minterm	

#### **Minterms**

```
f_1(a,b,c) = a'bc + ab'c + abc' + abc
a'bc = 1 iff (a,b,c,) = (0,1,1)
ab'c = 1 iff (a,b,c,) = (1,0,1)
abc' = 1 \text{ iff } (a,b,c,) = (1,1,0)
abc = 1 iff (a,b,c,) = (1,1,1)
f_1(a,b,c) = 1 iff (a,b,c) = (0,1,1), (1,0,1), (1,1,0), or (1,1,1)
 Ex: f_1(1,0,1) = 1'01 + 10'1 + 101' + 101 = 1
       f_1(1,0,0) = 1'00 + 10'0 + 100' + 100 = 0
```

#### **Maxterms**

$$f_2(a,b,c) = (a+b+c)(a+b+c')(a+b'+c)(a'+b+c)$$

$$a+b+c = 0 \text{ iff } (a,b,c,) = (0,0,0)$$

$$a+b+c'=0 \text{ iff } (a,b,c,) = (0,0,1)$$

$$a+b'+c=0 \text{ iff } (a,b,c,) = (0,1,0)$$

$$a'+b+c=0 \text{ iff } (a,b,c,) = (1,0,0)$$


$$f_2(a,b,c) = 0 \text{ iff } (a,b,c) = (0,0,0), (0,0,1), (0,1,0), (1,0,0)$$

$$Ex: f_2(1,0,1) = (1+0+1)(1+0+1')(1+0'+1)(1'+0+1) = 1$$

$$f_2(0,1,0) = (0+1+0)(0+1+0')(0+1'+0)(0'+1+0) = 0$$

# Other - Two-Input Logic Gates


#### **XOR**



$$Y = A \oplus B$$


A	В	Y
0	0	0
0	1	1
1	0	1
1	1	0

#### **NAND**



$$Y = \overline{AB}$$


#### **NOR**



$$Y = \overline{A + B}$$

Α	В	Y
0	0	1
0	1	0
1	0	0
1	1	0

#### **XNOR**



$$Y = \overline{A + B}$$

_ A	В	Υ
0	0	1
0	1	0
1	0	0
1	1	1

# Which Gates are Important

### Universal Set

Universal Set: A set of gates such that every switching function can be implemented with gates in this set.

```
Ex:
{AND, OR, NOT}
{AND, NOT}
{OR, NOT}
```

### Universal Set

Universal Set: A set of gates such that every Boolean function can be implemented with gates in this set.

#### Ex:

```
{AND, OR, NOT}
```

{AND, NOT} OR can be implemented with AND & NOT gates a+b=(a'b')'

{OR, NOT} AND can be implemented with OR & NOT gates ab = (a'+b')'

{AND, OR} This is not universal.

# Standard Combinational Modules (Combinational Building Blocks)

### Some (Common) Building Blocks?

- Decoder: Decode address
- •Encoder: Encode address
- •Multiplexer (Mux): Select data by address
- •Demultiplexier (DeMux): Direct data by address
- •Shifter: Shift bit location
- Adder: Add two binary numbers

### Part III. Standard Modules


#### **Interconnect Modules:**

- 1. Decoder, 2. Encoder
- 3. Multiplexer, 4. Demultiplexer

# Multiplexer


- Definition
- Logic Diagram
- Application

### 3. Mux (Multiplexer): Definition




# Multiplexer (Mux): Definition

- Selects between one of *N* inputs to connect to the output.
- log<sub>2</sub>*N*-bit select input control input
- Example:



 S	$D_1$	$D_0$	Y	S	Y
0	0	0	0	0	$D_0$
0	0	1	1	1	$D_1$
0	1	0	0		'
0	1	1	1		
1	0	0	0		
1	0	1	0		
1	1	0	1		
1	1	1	1		


## Multiplexer Definition: Example




If 
$$D_0 = 0$$
 and  $S_1S_0 = 00 \Longrightarrow y = 0$   
If  $D_0 = 1$  and  $S_1S_0 = 00 \Longrightarrow y = 1$ 

# Multiplexer: Logic Diagram


- Logic gates
  - Sum-of-products form






#### Tristates


- For an N-input mux,
   use N tristates
- Turn on exactly one to select the appropriate input




### 4. Demultiplexers




#### Shifter




Can be implemented with a mux



#### **Barrel Shifter**




#### Interconnect: Decoder, Encoder, Mux, DeMux



## 1. Decoder

- Definition
- Logic Diagram
- Application (Universal Set)
- Tree of Decoders

#### 1. Decoder: Definition




n to 2<sup>n</sup> decoder function:

$$y_i = 1$$
 if En= 1 &  $(I_{2, I_1, I_0}) = i$   
 $y_i = 0$  otherwise


## 1. Decoder: Definition

- N inputs,  $2^N$  outputs
- One-hot outputs: only one output HIGH at once



$A_1$	$A_0$	$Y_3$	$Y_2$	$Y_1$	$Y_0$
0	0	0	0	0	1
Ο	1 0	0	Ο	1	Ο
1	Ο		1	Ο	Ο
1	1	1	Ο	Ο	Ο

## Decoder: Logic Diagram





## Decoder Application: universal set {Decoder, OR}


Implement functions  $f_1(a,b,c) = \Sigma m(1,2,4)$ Example:

$$f_2(a,b,c) = \Sigma m(2,3)$$
, and  $f_3(a,b,c) = \Sigma m(0,5,6)$ 

with a 3-input decoder and OR gates.









# Decoders

• OR minterms




#### Tree of Decoders

Implement a  $4-2^4$  decoder with  $3-2^3$  decoders.



#### Tree of Decoders


Implement a  $6-2^6$  decoder with  $3-2^3$  decoders.




## 2. Encoder

- Definition
- Logic Diagram
- Priority Encoder

#### 2. Encoder: Definition







#### **Encoder Description:**

At most one  $I_i = 1$ .  $(y_{n-1},..., y_0) = i$  if  $I_i = 1$  & En = 1  $(y_{n-1},..., y_0) = 0$  otherwise. A = 1 if En = 1 and one i s.t.  $I_i = 1$ A = 0 otherwise.

# Encoder: Logic Diagram





# Encoder: Logic Diagram



## Priority Encoder: Definition

Description: Input  $(I_2^{n-1},...,I_0)$ , Output  $(y_{n-1},...,y_0)$ 






$$E_o = 1$$
 if  $E_n = 1$  &  $I_i = 0$  for all i,  
 $G_s = 1$  if  $E_n = 1$  &  $\exists$  i s.t.  $I_i = 1$ .

(G<sub>s</sub> is like A, and E<sub>o</sub> tells us if enable is true or not).


# Priority Encoder: Implement a 32-input priority encoder w/8 input priority encoders (high bit priority).



# Multiplexer

- Also called data selectors.
- Basic function: select one of its  $2^n$  data input lines and place the corresponding information onto a single output line.
- *n* input bits needed to specify which input line is to be selected.
  - Place binary code for a desired data input line onto its n select input lines.

## Realization of 4-to-1 line



# Realization of 4-to-1 line multiplexer

• Alternate description:


Table 5.6 Function table for a 4-to-1-line multiplexer

$E^-$	$S_1$	$S_0$	f
0	×	×	0
1	0	0	$I_0$
1	0	1	$I_1$
1	1	0	$I_2$
1	1	1	$I_3$

• Algebraic description of multiplexer:

$$f = \left(I_0 \overline{S}_1 \overline{S}_0 + I_1 \overline{S}_1 S_0 + I_2 S_1 \overline{S}_0 + I_3 S_1 S_2\right) E$$

# Building a Large Multiplexer



# Multiplexers

- One of the primary applications of multiplexers is to provide for the transmission of information from several sources over a single path.
- This process is known as multiplexing.
- Demultiplexer = decoder with an enable input.

# Multiplexer/De-multiplexer for information transmission




Figure 5.35 A multiplexer/demultiplexer arrangement for information transmission.