

CSCE 611

Machine Problem 3: Page Table Management

Submitted By – Vaibhav Rawat

UIN: 626008171

Main task in this assignment was to implement a demand paging based virtual memory system for kernel. Design for the page table management involves two levels: a page directory and a page table. Page directory stores the Page Directory Entries (PDE) which point to addresses of page tables and page table stores Page Table Entries (PTE) which point to frames in physical memory. For allocation of these frames, getframes API implemented for contiguous frame pools in last machine problem are used. Both Page Directory and Page Table are of page size of 4 KB, and each PDE and PTE consume 4 bytes each. So, they each store 1024 PDE and PTE entries.

PageTable() constructor - initializes by allocating a free frame for page directory and a free frame for page table. The page table is directly-mapped to first 4 MB of physical memory that is the first 1024 frames in kernel (processes address space will share this kernel memory), so all the entries in page table are pointing to physical frames. First 20 bits of page table entries contain the address for the frames with rest of the control bits set to specify supervisor mode with write control. For the page directory, there is only one entry pointing to an actual page table with its first 20 bits and rest of bits specifying supervisor mode with write control. For all the other entries in page directory, their control bits are set to specify invalid entry that is not pointing to page table.

Load function is used to set the current page table. So, when enable paging is called it writes the page directory of current page table to CR3 register and sets the paging bit in CR0. This tells the CPU to enable paging. [Paging is enabled after CPU has already started (with paging disabled)].

So initially before any page fault has happened, page directory has a single entry to page table directly mapped to first 4 MB of kernel and rest of the entries are to

