ECE 4750 Lab 1: Iterative Integer Multiplier

Akshay Dongaonkar (akd54) & Avinash Navada (abn44) & Vivek Gaddam (vrg22)

September 11, 2014

1 Introduction

In many programming algorithms, multiplication is a key step in driving the algorithm towards completion. Many digital signal processing algorithms spend most of their time multiplying values. Given our media heavy, highly connected Internet of Things (IoT), more signals will need to be processed. Therefore, we have synthesized an iterative multiplier that supports the mul instruction as defined in the PARCv1 Instruction Set Architecture (ISA). Eventually, this multiplier will be a module in a fully synthesizable multicore processor.

We implemented two multiply designs: the first is a fixed latency, 34 cycle iterative multiplier while the second is a variable latency iterative multiplier with bounds of 3 to 34 cycles. While we do not expect much additional overhead on clock frequency in our variable multiplier, we expect a significant increase in area and energy. Given the technology constraints we face today, (focus on energy, large die sizes, etc), we expect our variable multiplier to be superior in most implementations. We also scale down our hardware use in an alternative case and determine the performance downgrade.

2 Project Management

Given our group's various skill levels, we assigned Avinash to be verification lead, Vivek to be the architect, and Akshay to be the design lead. Our initial project roadmap was fairly aggressive and required us to be finished by Wednesday, September 10^{th} . The initial Gantt Chart is shown in Figure 1.

The breakdown of work in our group followed as such: Vivek implemented most of the baseline design and some of the alternate design in Verilog. Avinash implemented some of the alternate design and created our testing suite for lab 1. Akshay came up with the designs for the multiple alternate designs and wrote most of the writeup. Akshay also helped debug the Verilog code; Vivek figured out more than half the errors though.

As far as implementing the lab, most of it was tested via an end to end fashion. Vivek completed the baseline design while Avinash finished the directed test cases. After this was done, we spent a lot of time debugging the entire functionality of the multiplier. This process was repeated for the alternative design as well.

Some lessons learned from this lab were definitely how not to test. We would like to have unit tests testing functionality across our modules, not our implementation. We will keep this in mind for the next lab assignment.

3 Baseline Design

The baseline design works on the following interface: given a 64 bit message containing our operands, a clock signal, and required signals to conform to the val/rdy microprotocol, output the lower 32 bits of the multiplication to your consumer. This interface is shown in Figure 3. Our algorithm for computing the multiplication is as follows. If the least significant bit (lsb) of the second operand (call it b) is 1, add it to an accumulator. Then, shift your first operand (call it a) left by one bit and the second operand to the right logically by one bit. This is the first algorithm we are taught when we learn to multiply. The pseudocode for this is shown in Figure 4.

Our implementation follows the structure of this pseudo-code very closely. We have three registers, one each for a, b, and result (our accumulator). We have 2 shifters, one logical left shifter and one logical right shifter. We have an equivalent multiplexor for the clause that adds to our accumulator if the lsb of b is 1.

However, the control logic and the data flow are not implemented as a monolithic design. Instead, we implement a control-datapath split. The control module sends control signals to the datapath module, altering the flow of data into the registers. This occurs when we are accepting new values into our operand registers, writing/not-writing partial sums to result, and outputing a computed value. The datapath module sends the lsb of b to the control module so it can compute the appropriate dataflow. The datapath is shown in Figure 5. The lsb is directly used to determine whether to partially sum into results, a direct mapping to the pseudocode.

As seen from the pseudocode, there is no escape from the for loop. Therefore, this implementation **must** take at least 32 cycles. In fact, our implementation takes 34 cycles, as we have one cycle to accept data and one cycle to state we are done. The state machine capturing this logic is shown in Figure $\ref{fig:second}$. This implementation, therefore, does exploit patterns in the underlying data. In the most extreme case where b is zero, the hardware checks every bit of b and decides $\ref{fig:second}$ and to add to $\ref{fig:second}$. We should reduce that down to one decision not to write to $\ref{fig:second}$.

Another slight disadvantage to our baseline design was the failure to identify and exploit repeated structures into modularity. Notice that each register has a multiplexor in front of it directing output. We should have wrapped that structure into a module and reused it three times. This would have allowed us to test incrementally and unit-by-unit. Instead, we were forced to rely on end-to-end testing and test all functionality at once. As a consequence, we ran into a Verilog bug that took several hours to fix even with help.

4 Alternative Design

The primary downside to our baseline implementation is the large latency in computing the product. We propose several alternative designs and attempt to increase performance. Since we can't use concepts of indirection or caching, we instead will consider pipelineing our multiplier. We will also consider exploiting the underlying structure of our operands to increase performance. There are multiple ways to exploit structure in our operands; we will attempt to exploit structure in two ways. First, we will roll over consecutive zeros by shifting more than 1 bit if possible. Second, we will reduce the granularity of how many zeros we shift over to powers of two, as this reduces hardware costs while still increasing performance over the fixed latency multiplier.

Given the linear path of our FSM, it makes sense to pipeline our constructions. We can create stages between every state transition and have our val/rdy microprotocol mediate flow through the pipeline. However, consider the hardware required. We need $34 \times 3 = 102$ registers, $34 \times 4 = 136$ two way multiplexors, and 34 logical left and right shifters. This does not include the 34 full

adders we need. The cost of this design is enormous! Additionally, this design only achieves high throughput if we get repeated multiplications. Consider single cycle processors. This design will add exactly zero improvement in those processors, as we cannot pipeline instructions. Also, since we are assuming we are going to get instructions from a canonical C program, this design seems impractical.

Instead, we can exploit the structure of the 32 bit operands we get. We are likely to have some repeated set of zeros of length n in our second operand. Our algorithm in these cases does nothing to our result register, wasting n cycles. So, we will instead shift n bits, saving us n-1 cycles in our computation. We need one cycle to actually determine that there are n bits we can skip. Our state machine for this logic is show in Figure 7. We implement this change using the casez construct. If there are multiple zeros in the lsb, we increment our counter by n-1 and shift the appropriate amount. So, if there is a zero in b, we shift 32 bits and spend only one cycle in the calc stage. Therefore, our total overhead is 3 cycles: one for IDLE, one for CALC, and one for DONE. If the b operand is all ones, we take our usual 34 cycles. That provides our range of multiply cycles we can take.

An advantage to this design is that the datapath gets modified only slightly. We only add one more control signal to our shifters, and instead of taking the lsb of b, we look at all 32 bits. This allowed us to rapidly implement the alternative design.

However, instead of shifting by n bits, let us shift by powers of two. This allows us to reduce the number of cases we need to check from 32 to 6. This is a five-fold reduction in hardware! We will evaluate the cycle execution time between these two setups and determine which design is better.

5 Testing Strategy

The base and alternative designs were tested using the provided test harness, to which were added additional directed and random test cases. The directed unit test cases covered all types of possible inputs, including zeros and ones, small and large numbers, positive and negative numbers, numbers with masked lower/middle bits, and combinations of these. At first the only the functional model and base design worked correctly with these unit tests, while the alternative design failed most of them. In order to identify the problem, we refined the control and datapath unit tests to clarify the source of error. We also used line traces and GTKWave to do more granular testing. Ultimately both the base and alternative designs, as well as the functional model, worked correctly with the directed unit tests.

6 Evaluations and Conclusion

Forcing images to the bottom, for now

	Project Sta	9/4/2014 (Thu	/4/2014 (Thursday)								
	Today	9/11/2014 (Thursday)									
	Displa	y Week:	1							Week 1	Week 2
										9/1/14	9/8/14
WBS	Task	Lead	Start	End	Cal Days	% Done	Work Days	Days Done	Days Left	M T W Th F	Sa Su M T W 1
1	Tutorial	Equal	Thu 9/04/14	Sat 9/06/14	3		2				
2	Baseline Implementation	Vivek	Sat 9/06/14	Mon 9/08/14	3		1				
2.1	Directed Testing	Avinash	Sun 9/07/14	Tue 9/09/14	1	0%	2	0	1		
2.2	Random Testing	Avinash	Tue 9/09/14	Wed 9/10/14	1	0%	2	0	1		
3	Alternative Design	Akshay	Sat 9/06/14	Wed 9/10/14	5		3				
3.1	Design	Akshay	Sun 9/07/14	Mon 9/08/14	1	0%	1	0	1		
3.2	Implementation	Vivek	Tue 9/09/14	Wed 9/10/14	1	0%	2	0	1		
3.3	Directed Testing	Avinash	Tue 9/09/14	Wed 9/10/14	1	0%	2	0	1		
3.4	Random Testing	Avinash	Tue 9/09/14	Wed 9/10/14	1	0%	2	0	1		
4	Writeup	Akshay	Wed 9/10/14	Thu 9/11/14	2		2				
4.1	Introduction	Akshay	Wed 9/10/14	Wed 9/10/14	1	0%	1	0	1		
4.2	Project Management	Vivek	Wed 9/10/14	Wed 9/10/14	1	0%	1	0	1		
4.3	Baseline	Akshay	Wed 9/10/14	Wed 9/10/14	1	0%	1	0	1		
4.4	Alternate	Akshay	Wed 9/10/14	Wed 9/10/14	1	0%	1	0	1		
4.5	Testing	Avinash	Wed 9/10/14	Wed 9/10/14	1	0%	1	0	1		
4.6	Evaluation	Vivek	Wed 9/10/14	Wed 9/10/14	1	0%	1	0	1		

Figure 1: The initial Gantt chart postulating progress




Figure 2: Our actual progress on the lab




Figure 3: Interface for our model. Notice that req/resp,val/rdy signals are part of the val/rdy microprotocol

```
def imul( a,b ):
    result = 0
    for i in range(32):
        if b & 0x1 == 1:
            result += a
        a = a << 1
        b = b >> 1
    return result
```

Figure 4: Pseudocode for our baseline multiply algorithm




Figure 5: Datapath Diagram. Again, the structure mimics the pseudocode.




Figure 6: FSM capturing control logic.




Figure 7: FSM capturing control logic for the alternative design.