


Blocking Vs Non Blocking

Code

```
1 | module check( input  clk,c,output reg a,b,d    );
2 |
3 |
4 |
5 |
6 |   always@(posedge clk)
7 |     begin
8 |       a=c;
9 |
10 |
11 |
12 |
13 |   end
14 | endmodule
15 |
```

Circuit




Simulation




Code

```
| module check( input  clk,c,output reg a,b,d    );  
  
| always@(posedge clk)  
| begin  
  
|     a<=c;  
  
| end  
| endmodule
```

Circuit




Simulation




Code

```
module check( input  clk,c,output reg a,b,d    );  
  
    always@ (posedge clk)  
    begin  
  
        a=c;  
        b=a;  
        d=b;  
  
    end  
endmodule
```

Circuit




Simulation




Code

```
) module check( input  clk,c,output reg a,b,d    );  
  
    ) always@(posedge clk)  
    ) begin  
  
        a<=c;  
        b<=a;  
        d<=b;  
  
    ) end  
    ) endmodule
```

Circuit




Simulation




Code

```
module check( input  clk,c,output reg a,b,d    );  
  
    always@ (posedge clk)  
    begin  
        a=c;  
        if(a==0)  
            b<=1;  
        else if(a==1)  
            b<=0;  
        //d=b;  
    end  
endmodule
```

Circuit




Simulation




Code

```
module check( input  clk,c,output reg a,b,d  );  
  
    always@ (posedge clk)  
    begin  
        a=c;  
        if(a==0)  
            b=1;  
        else if(a==1)  
            b=0;  
        //d=b;  
  
    end  
endmodule
```

Circuit (no change if compared to previous one)




Simulation(no change if compared to previous one)




Code

```
module check( input  clk,c,output reg a,b,d  );  
  
  always@(posedge clk)  
  begin  
    a<=c;  
    if(a==0)  
      b<=1;  
    else if(a==1)  
      b<|=0;  
    //d=b;  
  
  end  
endmodule
```

Circuit




Simulation




Code

```
| module check( input  clk,c,output reg a,b,d  );
| 
|   always@(posedge clk)
|     begin
|       a<=c;
|       if(a==0)
|         b=1;
|       else if(a==1)
|         b=0;
|       //d=b;
|     end
|   endmodule
```

Circuit (no change if compared to previous one)




Simulation (no change if compared to previous one)



Code

```
12
13 module check( input  clk,c,output reg a,b,d    );
14
15
16
17 always@(posedge clk)
18 begin
19   a<=c;
20   if(a==0)
21     b<=1;
22   else if(a==1)
23     b<=0;
24   //d=b;
25
26
27 end
28 endmodule
29
```

Circuit




Simulation




Code

```
module check( input  clk,c,output reg a,b,d    );  
  
  always@(posedge clk)  
  begin  
    a<=c;  
    if(a==0)  
      b<=1;  
    else if(a==1)  
      b<=0;  
    d<=b;  
  
  end  
endmodule
```

Circuit




Simulation



Code

```
module check( input  clk,c,output reg a,b,d  );  
  
  always@ (posedge clk)  
  begin  
    a<=c;  
    if(a==0)  
      b<=1;  
    else if(a==1)  
      b<=0;  
    d=b;  
  
  end  
endmodule
```

Circuit (no change if compared to previous one)




Simulation (no change if compared to previous one)




Code

```
1
2
3 module check( input  clk,c,output reg a,b,d    );
4
5
6
7 always@(posedge clk)
8 begin
9   a<=c;
10  if(a==0)
11    b=1;
12  else if(a==1)
13    b=0;
14  d=b;
15
16
17 end
18 endmodule
```

Circuit



Simulation




Code


```
module check( input  clk,c,output reg a,b,d  );

begin
    a<=c;
    if(a==0)
        b=1;
    else if(a==1)
        b=0;
    d<=b;
end
endmodule
```

Circuit (no change if compared to previous one)




Simulation (no change if compared to previous one)




Code

```
module check( input  clk,c,output reg a,b,d  );  
  
    always@(posedge clk)  
    begin  
        a=c;  
        if(a==0)  
            b=1;  
        else if(a==1)  
            b=0;  
        d<=b;  
  
    end  
endmodule
```

Circuit




Simulation




Code

```
) module check( input  clk,c,output reg a,b,d    );  
  
    ) always@(posedge clk)  
    ) begin  
        a=c;  
        ) if(a==0)  
            b<=1;  
        ) else if(a==1)  
            ) b<=0;  
            d<=b;  
  
    ) end  
    ) endmodule
```

Circuit




Simulation



Code

```
module check( input  clk,c,output reg a,b,d    );  
  
    always@ (posedge clk)  
    begin  
        a=c;  
        if(a==0)  
            b<=1;  
        else if(a==1)  
            b<=0;  
        d=b;  
  
    end  
endmodule
```

Circuit (no change if compared to previous one)



Simulation (no change if compared to previous one)



