




8		7		6		5		4		3		2		1						
RELAY CONTROL CHART								JUMPER TABLE			REVISIONS									
											REV	DESCRIPTION		DATE	APPROVED					
CONTROL		CODE		DEVICE		FUNCTION		CONNECTOR		JP#	ON	OFF								
										1										
										2										
										3										
										4										
										5										
* SEE ASSEMBLY INSTRUCTIONS																				
CUSTOMER NOTICE:																				
ANALOG DEVICES HAS MADE A BEST EFFORT TO DESIGN A CIRCUIT THAT MEETS CUSTOMER-SUPPLIED SPECIFICATION; HOWEVER IT REMAINS THE CUSTOMER RESPONSIBILITY TO VERIFY PROPER AND RELIABLE OPERATION IN THE ACTUAL APPLICATION. COMPONENT SUBSTITUTION AND PRINTED CIRCUIT BOARD LAYOUT MAY SIGNIFICANTLY AFFECT CIRCUIT PERFORMANCE OR RELIABILITY. CONTACT ANALOG DEVICES APPLICATIONS ENGINEERING FOR ASSISTANCE THIS CIRCUIT IS PROPRIETARY TO ANALOG DEVICES AND SUPPLIED FOR USE WITH ANALOG DEVICES PARTS.																				
								TEMPLATE ENGINEER		DATE		SCHEMATIC			 ANALOG DEVICES					
								-												
								HARDWARE SERVICES				Customer Evaluation: EVAL-AD4131-8WARDZ								
								Pat Sheahan												
								HARDWARE SYSTEMS				- - <User Define> <User Define> <User Define> TBD Product(s): AD4131								
								-												
								TEST ENGINEER				- - <User Define> <User Define> <User Define> TBD Product(s): AD4131								
								-												
								COMPONENT ENGINEER				- - <User Define> <User Define> <User Define> TBD Product(s): AD4131								
								-												
								TEST PROCESS				- - <User Define> <User Define> <User Define> TBD Product(s): AD4131								
								-												
								HARDWARE RELEASE				- - <User Define> <User Define> <User Define> TBD Product(s): AD4131								
								-												
								DESIGNER				MASTER PROJECT TEMPLATE		TESTER TEMPLATE		DRAWING NO.		REV.		
								-				<MASTER_PROJECT_TEMPLATE>		<TESTER_TEMPLATE>						
								PTD ENGINEER				UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES				DRAWING NO.		REV.		
								Cian McNamara												
								CHECKER				TOLERANCES				DRAWING NO.		REV.		
								-												
P.O SPEC.		BK/BD SPEC.		SOCKET OEM		OEM PART#		HANDLER		DECIMALS		FRACTIONS		ANGLES		SIZE	SCALE	CODE ID NO.	SHEET 1 OF 6	
										X.XX +0.010		+1/32		+2		C	1:1	CodeID		
										X.XXX +0.005										
8		7		6		5		4		3		2		1						




AD4131-8 16-BIT 2.4KSPS (SETTLED) SD ADC


ADC & SENSOR CONNECTIONS




 ANALOG DEVICES	SCHEMATIC				
	Customer Evaluation: EVAL-AD4131-8WARDZ Product(s) : AD4131 : N/A				
<small>THIS DRAWING IS THE PROPERTY OF ANALOG DEVICES INC. IT IS NOT TO BE REPRODUCED OR COPIED, IN WHOLE OR IN PART, OR USED IN FURNISHING INFORMATION TO OTHERS, OR FOR ANY OTHER PURPOSE WITHOUT PERMISSION, TO THE EXTENTS OF ANALOG DEVICES. NO CLAIMING SUPPLEMENTED BY PROTECTORS BY PATENTS OWNED OR CONTROLLED BY OWNED ANALOG DEVICES.</small>	DESIGN VIEW <DESIGN_VIEW>		DRAWING NO. 02-065889		REV C
	PTD ENGINEER Cian McNamara		SIZE D	SCALE 1:1	SHEET 2 OF 6

PAGE 3 : ECG CONNECTION




	SCHEMATIC			
	Customer Evaluation: EVAL-AD4131-8WARDZ			
	Product(s): AD4131 : N/A			
	DESIGN VIEW <DESIGN_VIEW>		DRAWING NO. 02-065889	REV C
<small>THIS DRAWING IS THE PROPERTY OF ANALOG DEVICES INC. IT IS NOT TO BE REPRODUCED OR COPIED IN WHOLE OR IN PART, OR USED IN FURNISHING INFORMATION TO OTHERS, OR FOR ANY OTHER PURPOSE DETRIMENTAL TO THE INTERESTS OF ANALOG DEVICES. THE EQUIPMENT SHOWN HEREON MAY BE PROTECTED BY PATENTS OWNED OR CONTROLLED BY OWNED ANALOG DEVICES.</small>	PTD ENGINEER Cian McNamara		SIZE D	SCALE 1:1
	SHEET 3 OF 6			


PAGE4: BOARD SUPPLIES




ON BOARD LDO 3.3V OR 1.8V




AVDD / AVSS / IOVDD





POS 1) AVDD: 3.3V, AVSS: 0V, IOVDD: 3.3V
POS 2) AVDD: 1.8V, AVSS: 0V, IOVDD: 1.8V
POS 3) AVDD: 1.8V, AVSS: -1.8V, IOVDD: 1.8V
POS 4) AVDD: EXT, AVSS: EXT, IOVDD: EXT




EXTERNAL VOLTAGE CONNECTOR FOR SCP BOARDS




EXTERNAL VOLTAGE CONNECTOR IF SEPARATE SUPPLY IS REQUIRED IN STAND ALONE CONFIGURATION
OR TO ALLOW FOR EXTERNAL SOLIT SUPPLY OPERATION +/-1.8V



 ANALOG DEVICES	<h1>SCHEMATIC</h1>				
	Customer Evaluation: EVAL-AD4131-8WARDZ Product(s): AD4131 : N/A				
THIS DRAWING IS THE PROPERTY OF ANALOG DEVICES INC. IT IS NOT TO BE REPRODUCED OR COPIED, IN WHOLE OR IN PART, OR USED IN FURNISHING INFORMATION TO OTHERS, OR FOR ANY OTHER PURPOSES PERTAINING TO THE INTERESTS OF ANALOG DEVICES.	DESIGN VIEW <DESIGN_VIEW>		DRAWING NO. 02-065889		REV C
THE EQUIPMENT SHOWN HEREON MAY BE PROTECTED BY PATENTS OWNED OR CONTROLLED BY OTHER ANALOG DEVICES.	PTD ENGINEER Cian McNamara		SIZE D	SCALE 1:1	SHEET 4 OF 6

PAGE 5: VOLTAGE REFERENCE



REVISIONS			
REV	DESCRIPTION	DATE	APPROVED


		SCHEMATIC	
Customer Evaluation: EVAL-AD4131-8WARDZ		Product(s): AD4131	
: N/A		: N/A	
DESIGN VIEW	<DESIGN_VIEW>	DRAWING NO.	REV
PTD ENGINEER	Cian McNamara	02-065889	C
SIZE	SCALE	SHEET	OF
D	1:1	5	6

PAGE 6: MICRO HEADERS


REVISIONS			
REV	DESCRIPTION	DATE	APPROVED

ARDUNIO HEADER


POWER





ANALOG IN





DIGI1



DIGI0






SHORT TO ALLOW THE CLK PIN TO BE USED AS A INTERRUPT FOR THE FIFO



LK29: PULL DOWN RESISTOR FOR THE MCLK PIN.
INSERTED: FOR CURRENT CONSUMPTION TEST.
UNINSERTED: FOR EXTERNAL USE OF CLK PIN OR IF
INT CLOCK WANTS TO BE CHECKED

PMOD 12 PIN HEADER



PULL UP RESISTORS FOR CHIP SELECT AND THE SYNC PIN

SCHEMATIC			
Customer Evaluation: EVAL-AD4131-8WARDZ Product(s): AD4131 : N/A			
DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. 02-065889	REV C	
PTD ENGINEER Cian McNamara	SIZE D	SCALE 1:1	SHEET 6 OF 6