

In this drawing:

- Notes and Table of Contents
- D-BS-8i-0-2 Timing, Manual Functions and Run (1/2)
- D-BS-8i-0-2 Timing, Manual Functions and Run (2/2)
- D-BS-8i-0-3 Instruction Register and Major States
- D-BS-8i-0-4 Register Output Gate Control
- D-BS-8i-0-5 Shift and Carry Gate Control
- D-BS-8i-0-6 Register Input Control and Skip
- D-BS-8i-0-7 Interrupt and Break Control
- D-BS-8i-0-8 Major Registers
- D-BS-8i-0-9 Major Registers Gating (1/4)
- D-BS-8i-0-9 Major Registers Gating (2/4)
- D-BS-8i-0-9 Major Registers Gating (3/4)
- D-BS-8i-0-9 Major Registers Gating (4/4)
- D-BS-8i-0-10 I/O Level Converter
- D-BS-8i-0-11 Teletype Receivers
- D-BS-8i-0-12 Teletype Transmitter
- D-BS-8i-0-13 Memory Control
- D-BS-8i-0-14 Sense Amps and Inhibit Drivers
- D-BS-8i-0-15 X Axis Selection
- D-BS-8i-0-16 Y Axis Selection
- D-BS-mc8i-0-1 Memory Extension Control (1/2)
- D-BS-mc8i-0-1 Memory Extension Control (2/2)
- D-BS-mc8i-0-2 Inhibit Drivers
- D-BS-mc8i-0-3 X Axis Selection
- D-BS-mc8i-0-4 Y Axis Selection
- D-BS-kt8i-0-1 Time-share Option
- D-BS-ke8i-0-2 EAE Control
- D-BS-ke8i-0-3 Multiplier Quot. and Step Counter
- D-BS-dl8i-0-2 Data Line Interface
- D-BS-mp8i-0-1 Memory Parity Option (1/2)
- D-BS-mp8i-0-1 Memory Parity Option (2/2)
- D-BS-kp8i-0-1 Power Fail and Restart Option
- D-BS-vc8i-0-1 Display Control
- D-BS-vp8i-0-1 Plotter Control
- D-BS-pp8i-0-1 High Speed Punch
- D-BS-pr8i-0-1 High Speed Reader
- D-BS-kw8i-0-1 Real Time Clock Option
- D-BS-cr8i-0-2 Card Reader Control #1
- D-BS-cr8i-0-3 Card Reader Control #2
- Unused

Must tie either S or S₁ to GND if no DL8i
Need a proper jumper list for dl8i, like those below.

EAE Disable Jumpers (blue wire wrap):
(from Dave Gesswein)

E28L1 to GND EAE_L_DISABLE
F23H2 to +3 volts EAE_E_SET
F24C1 to +3 volts EAE_NO_SHIFT_ENABLE
F28R1 to +3 volts EAE_ON
F31D2 to +3 volts EAE_MEM_ENABLE
F33P2 to GND B EAE_ON
F39F1 to GND MQ_ENABLE
F39F2 to GND SG_ENABLE

KT8i Disable Jumpers (blue wire wrap):
(from Dave Gesswein)


E13D1 to E15M2, UF(0) to +3V
E18U1 to B4V1 SKIP ored to SKIP(1)
F11M2 (or possibly F11H2 or F11N2) to F11U1, CUF to +3V
F19N1 to F19N2 UINT to +3V
J13U2 to H13P2 ME5 to +3V

Unused Slots:

E03	H06
E04	F04
E05	F05
E06	F06
E07	F07
E08	H35
	H36
	H37
	H38
	H39
	H40

H21	J21
H22	J22
H33	
J35	
J36	
J37	
J38	
J39	
J40	

BUGBUG: TP4 seems hopelessly overloaded, given
that clock inputs are 2 standard TTL loads.



BUGBUG: This was done based on proximity, ignoring issues of
authenticity. (Fanout has been checked.)

J11 ■ V2 IQ_PC_LOAD

This kludge added by VRS, since IQ_PC_LOAD isn't driven.
This signal was added by an ECO, but lacks a driver.
I've added a connector pin here, for now.

ECOs Believed to be Integrated:

- 8i-00001
- 8i-00002
- 8i-00009
- 8i-00013
- 8i-00015
- 8i-00020
- 8i-00021
- 8i-00025
- 8i-00029
- 8i-00034
- 8i-00042
- 8i-00046
- 8i-00050
- 8i-00054
- 8i-00059
- 8i-00067
- 8i-00069
- 8i-00071
- 8i-00081
- 8i-00084
- 8i-00085
- 8i-00086

Buffer MEM_START and TP2.

Delay TP3 50ns so slow MM can meet set up for adder.

Other ECOs Known to Exist:

- | | |
|----------|--|
| 8i-00024 | D-MU-8i-0-16 Module Utilization |
| 8i-00026 | D-CS-8i-0-27 Console switches and Indicators |
| 8i-00032 | D-MU-8i-0-16 Module Utilization |
| 8i-00052 | D-MU-8i-0-17 Module Utilization |
| 8i-00068 | D-MU-8i-0-17 Module Utilization |
| 8i-00093 | D-MU-8i-0-17 Module Utilization |
| 8i-00096 | D-MU-8i-0-17 Module Utilization |
| 8i-00099 | D-MU-8i-0-17 Module Utilization |



Notes and Table of Contents





TITLE: pdp8i-dec

Document Number:

REV:

Date: 2/21/2016 4:28:12 PM

Sheet: 1/40



D-BS-8i-0-4 Register Output Gate Control

TITLE: pdp8i-dec


Document Number:

REV:


Date: 2/21/2016 4:28:12 PM

Sheet: 5/40








* If no k18i installed, SKIP_OR is jumpered to SKIP.
See option jumpers (8i-0-23).



D-BS-8i-0-5 Shift and Carry Gate Control		
TITLE: pdp8i-dec		
Document Number:		REV:
Date: 2/21/2016 4:28:12 PM	Sheet: 6/40	






8i-00002 or 8i-00020?

F11

+3V U1 +3V(69)

8i-00002 or 8i-00020?



VCC

GND

D-BS-8i-0-7 Interrupt and Break Control


TITLE: pdp8i-dec

Document Number:

REV:

Date: 2/21/2016 4:28:12 PM

Sheet: 8/40



D-BS-8i-0-8 Major Registers


TITLE: pdp8i-dec

Document Number:

REV:

Date: 2/21/2016 4:28:12 PM

Sheet: 9/40



D-BS-8i-0-9 Major Registers Gating (2/4)


TITLE: pdp8i-dec

Document Number:

REV:

Date: 2/21/2016 4:28:12 PM

Sheet: 11/40



D-BS-8i-0-9 Major Registers Gating (3/4)


TITLE: pdp8i-dec

Document Number:

REV:

Date: 2/21/2016 4:28:12 PM

Sheet: 12/40



D-BS-8i-0-9 Major Registers Gating (4/4)


TITLE: pdp8i-dec


Document Number:

REV:

Date: 2/21/2016 4:28:12 PM

Sheet: 13/40





D-BS-8i-0-11 Teletype Receivers


TITLE: pdp8i-dec


Document Number:

REV:

Date: 2/21/2016 4:28:12 PM


Sheet: 15/40







D-BS-8i-0-14 Sense Amps and Inhibit Drivers

TITLE: pdp8i-dec	
Document Number:	REV:
Date: 2/21/2016 4:28:12 PM	Sheet: 18/40





D-BS-8i-0-16 Y Axis Selection


TITLE: pdp8i-dec


Document Number:



REV:

Date: 2/21/2016 4:28:12 PM

Sheet: 20/40







D-BS-mc8i-0-3 X Axis Selection


TITLE: pdp8i-dec

Document Number:


REV:

Date: 2/21/2016 4:28:12 PM

Sheet: 24/40



Core Memory:
C28
D28



* G611 in CD29 is replaced with G612 for MP8i.

VCC
GND

D-BS-mc8i-0-4 Y Axis Selection


TITLE: pdp8i-dec

Document Number:

REV:

Date: 2/21/2016 4:28:12 PM

Sheet: 25/40



NOTE:

PIN	PRINT	LOCATION
J13U2	8i-0-10	C-6
F19N1	8i-0-12	A-6
E27L1	8i-0-5	D-3
F25S2	8i-0-6	B-4
F25S1	8i-0-6	D-2

(Locations refer to DEC drawings.)



D-BS-kt8i-0-1 Time-share Option

TITLE: pdp8i-dec


Document Number:


REV:


Date: 2/21/2016 4:28:12 PM

Sheet: 26/40









D-BS-mp8i-0-1 Memory Parity Option (2/2)


TITLE: pdp8i-dec


Document Number:

REV:


Date: 2/21/2016 4:28:12 PM


Sheet: 31/40





D-BS-vc8i-0-1 Display Control	
TITLE: pdp8i-dec	
Document Number:	REV:
Date: 2/21/2016 4:28:12 PM	Sheet: 33/40





D-BS-pp8i-0-1 High Speed Punch


TITLE: pdp8i-dec

Document Number:

REV:

Date: 2/21/2016 4:28:12 PM

Sheet: 35/40



VCC
GND

D-BS-pr8i-0-1 High Speed Reader


TITLE: pdp8i-dec

Document Number:

REV:

Date: 2/21/2016 4:28:12 PM

Sheet: 36/40



D-BS-kw8i-0-1 Real Time Clock Option


TITLE: pdp8i-dec


Document Number:

REV:

Date: 2/21/2016 4:28:12 PM

Sheet: 37/40





D-BS-cr8i-0-3 Card Reader Control #2

TITLE: pdp8i-dec

Document Number:

REV:

Date: 2/21/2016 4:28:12 PM

Sheet: 39/40

VCC
GND

TITLE: pdp8i-dec

Document Number:

REV:

Date: 2/21/2016 4:28:12 PM

Sheet: 40/40