

SDR Grimoire

A Comprehensive Manual for Practical Communications using SDR and USRP

Comm Lab Students

November 30, 2025

CONTENTS

Contributions	1	Programming Exercises	15
1 Pluto Architecture	2	Foundational Implementations . . .	15
Hardware Transmit and Receive Signal		PSK	15
Paths	2	OFDM	15
Transmit Signal Path (Baseband		Theory and Analysis Questions . . .	16
Buffer to Antenna)	2		
Receive Signal Path (Antenna to		6 USRP B210 Projects	18
Baseband Buffer)	2	Overview	18
Notes on Symmetry and Shared		Installation	18
Resources	3	Project 1: OFDM-Based Communication	
Dual Transmit and Receive Channel		Between Dual USRP Transceivers . .	18
Operation	3	Project Objective and Motivation . .	18
Exercises	4	Technical Architecture	19
		Implementation Details	21
2 Digital Data Flow	5	Measurement Metrics	21
Overview	5	Project 2: Multi-Antenna USRP Communications	
The Role of Buffers	5	with Dual Transmit Chains	21
Buffer Hierarchy	5	Motivation and Objectives	21
AD9361 Internal Buffers	5	System Architecture	22
Programmable Logic (PL) Buffers . .	5	Project 3: Cross-Platform Communication	
Processing System (PS) Buffers . . .	6	between Adalm Pluto and USRP . . .	22
USB DMA and Host Transfer	6	Project Overview	22
Underruns and Overruns	6	Technical Approach	23
Buffer Size Tradeoffs	6	Project 4: Physical Layer Security –	
Implications for Timing–Critical Applications	6	Alice-Bob-Eve Framework	23
Limits on Fast Transmit Buffer		Security Model Overview	23
Switching	6	Attack and Defense Scenarios	24
Transmit–Receive Synchronization		Alice Bob Eve Problem	24
Constraints	7	Problem Statement	24
What the PlutoSDR <i>Can</i> Do Instead .	7	System Model	24
		Received Signal at Bob	25
3 TX and RX semantics	10	Received Signal at Eve	25
Overview	10	System Implementation	25
Transmit Object	10	Implementation Process Flow	25
Receive Object	10	Exploration of GNU Radio	26
Concurrent Transmit and Receive		Experimental Setup with USRPs	26
Operation	10	Achievements	26
Updating TX While RX Is Active	11	Organisation	26
Ordering Guarantees	11	Common Framework	26
A Practical Mental Model	11	File Organization and Data Flow . . .	27
Open Ended Exercises	11	Development Methodology and Lessons	
		Learned	27
4 MATLAB Examples	13	Iterative Development Process	27
Example 1: (M)PSK	13	Key Technical Challenges and	
PSK 101	13	Solutions	28
MATLAB Implementation	13		
Exercise	13	7 Cross-Platform Comms	29
Example 2: OFDM	13	The Big Picture	29
OFDM 101	13	Step 1: The Hardware Setup	29
MATLAB Implementation	14	Step 2: How Bob Finds the Message . . .	30
Exercise	14	Step 3: Separating the Two Antennas . .	30
		Summary: The Code Logic	30
5 Exercises for Digital Comms	15		

8 USRP X310 in MATLAB	32	Firmware Version Compatibility . . .	44
Overview	32	Basic Connection Test	44
Hardware Architecture	32	Recommended MATLAB Settings . .	45
Software Stack and UHD Integration . . .	32	Troubleshooting Checklist	45
Host and Network Setup	32	PySDR setup on Linux	45
MATLAB Integration	33	Python Driver Installation and Configuration	46
Baseband Transmitter and Receiver		Prerequisites	46
Design	34	Cross-Platform Installation Guidance	46
Difficulties Faced	35	Recommended Installation for	
		Windows	46
9 Python Examples	36	Frequency Range Extension	46
OFDM implementation	36	Performance Considerations	47
Pilot Symbol Generation	36	Configuration Procedure	47
OFDM Frame Generation	36	Dual Transmit and Receive Configuration	
Transmission Using Pluto SDR	36	(2TX/2RX)	47
Frame Synchronization	37	Hardware Modification Requirements	47
Cyclic Prefix Removal	37	Firmware Configuration	47
Channel Estimation and equalization	38	Python Configuration Example . . .	47
Demapping step and BER calculation	38	MATLAB Configuration Summary . .	47
Important Notes	38	Reference Implementations	47
		System Limitations	47
10 Multithreading on SDR using python	40	USB Interface Bandwidth	47
Concurrency Matters	40	Sample Rate Considerations	48
MATLAB Limitations	40	Frequency and Bandwidth Limits . .	48
Python Execution Model	40	Memory and Processing Constraints	48
Python Threading for SDR	40	Network and Connectivity	48
Typical Threaded SDR Architecture in		Connection Modes	48
Python	40	IP Configuration	48
Threads vs. Processes	41	Regulatory and Safety	48
Bonus: Advanced Concurrency	41	Quick Reference Summary	49
Backpressure and Flow Control . . .	41		
Queue Sizing and Memory Trade-offs	41	B Beamforming	50
Timing Visibility and Illusions of		Introducing Beamforming	50
Synchronization	41	Digital Beamforming	50
Thread Failures and Silent Degradation	41	Concept Overview	50
Example: Threaded TX/RX with		Mathematical Model	50
Queues	41	Beam Steering	50
Exercises	42	Theory	50
		Angle of Arrival Calculation	50
A Pluto SDR Hardware Specifications	43	Monopulse Technique	50
Core Hardware Specifications	43	Proof - Frequency domain correlation	51
RF Transceiver: AD9361	43	Parseval's Theorem	51
Processing and Memory	43	Algorithm Description	51
Physical Characteristics	43	Step 1: Signal Transmission	51
RF Performance Characteristics	43	Step 2: Data Acquisition	51
Receiver Performance	43	Step 3: Direction Scanning (DOA	
Transmitter Performance	43	Estimation)	51
MATLAB Setup (Windows / MacOS) . . .	43	Step 4: Monopulse Tracking	51
Required MATLAB Components . . .	44	Limitations	51
Installing the PlutoSDR Support		Additional points	52
Package	44	Chirp based implementation for monopulse	
Windows-Specific Setup	44	tracking	52
macOS-Specific Setup	44	Conclusion	52
Verifying PlutoSDR Detection	44		

CONTRIBUTIONS

This grimoire was a collaborative effort. The following list documents primary contributors to each chapter.

CHAPTER CONTRIBUTIONS

- **Pluto Hardware Architecture** Primary authors: Mihir Divyansh E, Vemula Siddhartha
- **Buffer Architecture and Digital Data Flow** Primary authors: Mihir Divyansh E, Vemula Siddhartha
- **MATLAB Programming Interface** Primary authors: Mihir Divyansh E, Vemula Siddhartha
- **Digital Communications Example** Primary authors: Mihir Divyansh E, Vemula Siddhartha
- **Digital Communications Exercises** Primary authors: Mihir Divyansh E, Vemula Siddhartha
- **USRP B210 Projects** Primary authors: Dhanush V Nayak, Kaustubh Khachane
- **Cross-Platform Comms** Primary authors: Dhanush V Nayak, Kaustubh Khachane
- **USRP X310 Architecture** Primary authors: Prabhat Kukunuri, H Anantha Krishnan, Varun Shakunaveti Reference validation: Vendor Documentation
- **Python-Based SDR Examples** Primary authors: Prabhat Kukunuri, H Anantha Krishnan, Varun Shakunaveti Integration testing: Comm Lab Students
- **Threading and Concurrency in SDR** Primary authors: Mihir Divyansh E, Vemula Siddhartha
- **Appendices and Reference Tables** Compiled by: Everyone

This document reflects collective effort. Any errors remain the responsibility of the authors.

CHAPTER 1: PLUTO ARCHITECTURE

Committed to parchment by: Mihir Divyansh E, Vemula Siddhartha

HARDWARE TRANSMIT AND RECEIVE SIGNAL PATHS

Figure 1.1 illustrates the complete RF front-end signal chain of the PlutoSDR, from digital baseband samples to the RF antenna interface and vice versa. This section describes the end-to-end transmit (TX) and receive (RX) paths at the hardware level.

TRANSMIT SIGNAL PATH (BASEBAND BUFFER TO ANTENNA)

The transmit signal path begins with complex baseband samples generated either on the host computer (e.g., MATLAB, GNU Radio) or internally within the PlutoSDR processing system. These samples are transferred to the PlutoSDR over USB and written into transmit buffers managed by the Zynq processing system.

From this point onward, the signal path is entirely hardware-driven.

Digital Baseband Interface. Baseband samples are delivered to the AD9361 transceiver via a dedicated digital interface between the Zynq programmable logic and the transceiver. The samples are represented as interleaved, signed 12-bit I/Q values at the selected baseband sample rate.

Digital Interpolation and Filtering. Inside the AD9361, the baseband samples pass through a configurable digital interpolation chain. This stage performs:

- Sample rate conversion to match the RF front-end clocking
- Digital low-pass filtering to shape the transmitted spectrum

The interpolation factor is automatically configured based on the requested baseband sample rate and RF bandwidth.

Digital-to-Analog Conversion. The filtered digital samples are converted into analog I and Q waveforms using 12-bit DACs. These DACs operate at a much higher internal clock rate than the input baseband sample rate, as set by the interpolation stages.

Analog Baseband and RF Upconversion. The analog I/Q signals pass through baseband reconstruction filters and programmable gain/attenuation stages before entering the quadrature RF mixer. The mixer performs upconversion using the on-chip local oscillator (LO), translating the baseband signal to the configured RF center frequency.

RF Output Chain. After upconversion, the RF signal passes through:

- Programmable RF attenuators
- On-chip RF filters
- A low-power RF driver amplifier

The final RF signal is routed to the transmit SMA connector. The maximum achievable output power is limited by the on-chip RF driver stage and is typically on the order of a few (5-7) dBm into a 50 Ω load.

RECEIVE SIGNAL PATH (ANTENNA TO BASEBAND BUFFER)

The receive signal path mirrors the transmit chain in reverse order, beginning at the RF input connector and ending with digital baseband samples delivered to memory buffers in the processing system.

RF Input and Front-End Conditioning.

Incoming RF signals enter through the RX SMA connector and are first passed through on-chip RF filters and programmable gain stages. These stages provide coarse gain control and out-of-band interference rejection.

RF Downconversion. The conditioned RF signal is mixed with a locally generated LO inside the AD9361, converting the signal from the RF center frequency down to complex baseband. The I and Q components are produced by a quadrature mixer.

Analog Baseband Filtering and Gain Control.

The downconverted I and Q signals pass through analog low-pass filters and variable gain amplifiers. These stages determine the effective noise figure and dynamic range of the receiver and are configured automatically or manually depending on the selected gain mode (manual or AGC).

Analog-to-Digital Conversion. The analog baseband signals are sampled by 12-bit ADCs at high internal clock rates. The ADC output represents the digitized I/Q baseband signal prior to any decimation.

Digital Decimation and Filtering. The digitized samples pass through a digital decimation chain inside the AD9361, which:




Figure 1.1: PlutoSDR RF front-end architecture

- Reduces the sample rate to the user-configured baseband rate
- Applies digital low-pass filtering to limit noise and aliasing

As with transmission, the decimation factor is automatically determined by the selected baseband sample rate and RF bandwidth.

Baseband Data Delivery. The final complex baseband samples are streamed from the AD9361 to the Zynq processing system and stored in receive buffers.

NOTES ON SYMMETRY AND SHARED RESOURCES

The transmit and receive chains share several common resources within the AD9361, including:

- Local oscillator generation and frequency synthesis
- Clocking infrastructure
- Digital filter configurations

As a result, changes to parameters such as sample rate, RF bandwidth, or LO frequency can affect both TX and RX behavior, even when only one direction is actively used.

Understanding the hardware signal path is essential for diagnosing practical issues. Many apparent “software problems” originate from misconfigured hardware stages within the transmit or receive chains. Along with this, this understanding is important for realising practicality of any undertaking.

DUAL TRANSMIT AND RECEIVE CHANNEL OPERATION

The AD9361 transceiver used in the PlutoSDR internally supports two independent transmit (TX1, TX2) and two independent receive (RX1, RX2) signal chains. These channels are structurally symmetric and largely identical in terms of analog, mixed-signal, and digital processing blocks, as illustrated in Fig. 1.1. However, in the stock PlutoSDR configuration, only one transmit and one receive channel are routed to external RF connectors. The 2 TX paths have common clocking, and control, which ensure coherent operation, similar with 2RX

Practical Implications. Although the AD9361 supports true 2T2R operation, enabling both channels simultaneously increases internal data throughput and places additional load on downstream data movement and buffering

mechanisms. Furthermore, shared RF resources such as synthesizers and calibration engines mean that configuration changes to one channel can have side effects on the other.

EXERCISES

The questions are supposed to help you understand the architecture better, so you can make better sense of why something happens. They are not designed to have short or purely factual answers. Instead, you are encouraged to reason through the signal path, identify relevant hardware blocks, and—where possible—validate their conclusions experimentally.

SIGNAL PATH AWARENESS

1. For each of the following configuration parameters, identify the earliest hardware block at which the change takes effect. Refer to Fig 1.1
 - Baseband sample rate
 - RF bandwidth
 - TX gain / attenuation
 - RX gain (manual versus AGC)
2. A baseband waveform is transmitted at 1 MSPS and then retransmitted at 2 MSPS while keeping the RF bandwidth constant. Which internal stages must reconfigure, and what changes would you expect to observe at the RF output?

SHARED RESOURCES

3. If the TX center frequency is suddenly changed while operating in RX-only mode, what do you expect to see on the RX side?
4. While receiving a continuous signal, the RX bandwidth is modified. Which internal blocks are affected by this change, and how would this affect the received signal? Think about before the switch, around the switch, and after the switch. If possible, draw crude waveforms (time domain i/q, spectrum), by studying the datasheet in [1]

DUAL-CHANNEL OPERATION

5. The two transmit chains share a common clock and local oscillator. List experiments that benefit from this coherence. For each experiment, identify which hardware block(s) would reveal loss of coherence first.

DEBUGGING AND FAULT LOCALIZATION

6. Unexpected spectral images are observed at the RF output. List three plausible causes and

identify whether each originates in the digital baseband, analog baseband, or RF stages.

7. A received signal becomes distorted only when RX gain is adjusted rapidly. Is this issue more likely rooted in RF hardware behavior, digital signal processing, or software interaction? Justify your reasoning.

ARCHITECTURAL LIMITS

9. Consider an application that requires transmit and receive samples to be aligned within 1 μ s. Which aspects of the PlutoSDR architecture impose the strongest limitations on achieving this requirement? How do you propose you can circumvent this by the custom C library method? Design a software architecture, to achieve this on zynq
10. You are allowed to modify only one layer of the system (host software, processing system software, programmable logic, or RF configuration). Which layer would you choose to most effectively reduce latency, and which to improve determinism? Explain your choices.

If thou cannot clearly identify wh're a signal is delayed, filtered, or re-timed, thou art not eft to command it.

CHAPTER 2: DIGITAL DATA FLOW

Committed to parchment by: Mihir Divyansh E, Vemula Siddhartha

OVERVIEW

In the PlutoSDR, buffering appears at multiple boundaries: inside the RF transceiver, within the FPGA fabric, across the processor subsystem, and finally at the USB interface to the host computer. Understanding this multi-level buffer hierarchy is essential to understand synchronisation limits, update dynamics, and more importantly feasibility of any given project involving SDR.

No, seriously, a lot of what you can and cannot do, depends on the buffering semantics, as this is a considerable portion of the latency.

This chapter describes the buffer architecture of the PlutoSDR from the lowest hardware level to the host interface, focusing on how samples move through the system and where bottlenecks can arise.

THE ROLE OF BUFFERS

Buffers are temporary storage regions that hold data as it moves between different processing stages or across interface boundaries. In streaming systems such as SDRs, buffers solve a fundamental problem: while RF hardware operates continuously in real time, software processing and data transport are inherently bursty and subject to unpredictable delays.

By introducing elasticity into the data path, buffers:

- Absorb short-term timing variations between producers and consumers
- Allow components operating in different clock domains to interact safely
- Enable batch-based data transfers across inefficient interfaces such as USB

Without buffering, even momentary delays in software execution would immediately cause data loss. With insufficient buffering, reliable sustained operation at high sample rates becomes impossible.

BUFFER HIERARCHY

The PlutoSDR implements buffering at several distinct layers, each aligned with a physical or

logical boundary in the system. These layers differ in size, function, and level of user visibility.

AD9361 INTERNAL BUFFERS

At the lowest level, the AD9361 RF transceiver contains small internal FIFOs that sit between the high-speed ADCs and DACs and the digital filtering and interpolation/decimation stages. These buffers are entirely internal to the transceiver and are not directly configurable by the user.

Their primary purpose is to support interpolation and decimation without interrupting real-time sampling

On the receive path, samples accumulate after ADC conversion and digital decimation before being transferred out of the transceiver. On the transmit path, samples must be available in sufficient quantity ahead of DAC conversion to prevent underruns. Because these buffers are small, they provide only minimal tolerance to timing disturbances.

PROGRAMMABLE LOGIC (PL) BUFFERS

Above the AD9361 lie buffers implemented within the Zynq programmable logic (PL). These are typically realized using FPGA block RAM configured as FIFOs.

PL-side buffers serve several critical roles:

- **Clock domain crossing:** The AD9361 operates on clocks derived from the RF subsystem, while the Zynq processing system uses different clock domains. Asynchronous FIFOs are used here for crossing.
- **Rate smoothing:** Short-term fluctuations in Processing System response—due to interrupts, bus contention, or scheduling—are absorbed without disrupting the RF data stream.
- **Data width conversion:** The AD9361 produces 12-bit I/Q samples, while the internal system buses typically operate on wider word sizes.

These buffers are relatively small, typically holding on the order of hundreds to a few thousand samples. They are designed to absorb brief timing mismatches rather than to store large amounts of data.

PROCESSING SYSTEM (PS) BUFFERS

Once data crosses from the PL into the Zynq Processing System, buffering transitions from hardware-managed to software-managed. Samples are stored in DDR memory buffers allocated by the Linux Industrial I/O (IIO) subsystem.

PS-side buffers are significantly larger than PL buffers and are typically implemented as circular buffers capable of holding tens of thousands of samples. Their size and behavior are configurable through software.

These buffers serve several important functions:

- **USB transfer efficiency:** USB transfers are inefficient for small payloads. Large buffers allow the system to batch data into fewer, larger transfers.
- **Timing isolation:** Software delays on either the PlutoSDR or host side do not immediately impact the real-time RF hardware.
- **Computation staging:** When signal processing is performed on the PlutoSDR itself, these buffers provide working memory for block-based algorithms.

While PS buffers provide substantial elasticity, they also introduce latency that must be considered in time-sensitive applications.

USB DMA AND HOST TRANSFER

The final stage in the data flow involves Direct Memory Access (DMA) between PS buffers and the USB controller, followed by USB bulk transfers to the host computer.

On the transmit path, IQ samples flow from the host to PS memory via USB, then onward through the PL and into the AD9361. On the receive path, samples move in the opposite direction, accumulating in PS buffers until transferred to the host.

Although USB 2.0 advertises a theoretical throughput of 480 Mbps, sustained usable bandwidth is lower due to protocol overhead and host-side limitations. For high sample rate operation, USB bandwidth often becomes the dominant performance bottleneck, making careful buffer sizing and rate management essential.

UNDERRUNS AND OVERRUNS

Buffering failures generally appear in one of two forms:

- **Transmit underruns**, where the RF hardware consumes samples faster than they are supplied, resulting in repeated or zero-valued samples and visible spectral artifacts.
- **Receive overruns**, where incoming samples arrive faster than they can be consumed, forcing the system to discard data and creating gaps in the received signal stream.

Both conditions arise from sustained rate mismatches rather than brief timing anomalies. Buffers can absorb short-term disruptions, but no buffer can compensate if the average data rate exceeds what downstream components can handle.

BUFFER SIZE TRADEOFFS

Increasing buffer sizes improves tolerance to timing variations and reduces the likelihood of underruns and overruns, but at the cost of increased latency. Every additional buffer stage adds delay between RF sampling and sample availability at the host.

Applications with strict latency requirements must operate with smaller buffers and accept a higher risk of data loss. Applications focused on recording or offline analysis can use larger buffers to maximize reliability.

In the PlutoSDR, most high-sample-rate failures are not caused by misconfigured RF parameters but by mismatches between buffer capacity, USB bandwidth, and software execution timing. Understanding the buffer hierarchy is therefore central to diagnosing performance problems.

IMPLICATIONS FOR TIMING-CRITICAL APPLICATIONS

The layered buffer architecture described above has direct and unavoidable consequences for applications requiring tight timing control. While the PlutoSDR is highly flexible in terms of signal generation and capture, it is fundamentally not a low-latency, tightly synchronized RF platform. This section explains why certain classes of applications—most notably fast adaptive transmission and radar systems—are impractical or infeasible on the PlutoSDR.

LIMITS ON FAST TRANSMIT BUFFER SWITCHING

In adaptive communication systems, it is often desirable to switch transmit waveforms or

parameters accurately on very short timescales (e.g., below a few (4) ms, near coherence time), based on channel feedback or receiver measurements. Examples include fast link adaptation, burst-based protocols, or time-slotted systems.

On the PlutoSDR, transmit data originates on the host computer and must traverse the following stages before reaching the RF hardware:

1. Host OS scheduling overhead
2. Host-side application buffers
3. USB transfer buffers
4. Device OS scheduling overhead
5. Processing System (PS) memory buffers
6. PL-side FIFOs
7. AD9361 internal buffers

Each stage in the data path introduces both latency and timing uncertainty. USB transfers occur in burst-oriented transactions rather than at continuous sample granularity, Linux scheduling adds non-deterministic delays, and the large buffers in the Processing System are deliberately designed to decouple software execution from real-time RF operation. As a result, actions taken by the host application—such as switching to a new transmit buffer—are separated from RF emission by multiple layers of buffering and cannot be mapped to a precisely defined transmit time.

Under typical operating conditions, this delay is on the order of milliseconds and varies with system load and buffer configuration. Consequently, reliable transmit buffer switching on sub-10 ms timescales is not achievable when the PlutoSDR is driven from a host computer over USB. Operating in this regime generally produces delayed or uneven transitions and non-repeatable timing behavior, rather than deterministic, tightly bounded updates.

TRANSMIT—RECEIVE SYNCHRONIZATION CONSTRAINTS

Radar systems and certain sensing applications impose far stricter timing requirements than most communication systems. In pulse radar or FMCW radar, accurate detection depends on precise knowledge of the timing relationship between transmitted and received signals. This often requires:

- Deterministic transmit start times
- Known and stable latency between TX and RX paths

- Sample-level or microsecond-level synchronization

Although the AD9361 itself is capable of coherent transmit and receive operation with shared clocks and local oscillators, this determinism does not extend across the full PlutoSDR system. Once samples pass beyond the RF transceiver into the PL and PS buffer layers, timing becomes software-mediated and non-deterministic.

On the receive side, samples that are captured at a precise RF time are delivered to the host only after traversing multiple buffering stages. On the transmit side, samples are emitted by the RF hardware based on when the internal buffers are filled, not on when the host application issues a command. There is no hardware mechanism on the PlutoSDR to align a specific transmit sample boundary with a specific received sample boundary in host-visible time.

As a result, while you can post-process received data and observe returns, accurately relating these samples to the precise transmit event that caused them is not possible with tight timing guarantees.

We can do multiple TX antennas to establish the reference transmit stream, and measure the reflection, but this has problems concerning the resolution achievable being $> 6\text{m}$ at optimal conditions

WHAT THE PLUTO SDR *Can Do* INSTEAD

These limitations do not imply that the PlutoSDR is unsuitable for experimentation or learning. Rather, we can define the regime in which the platform operates well.

The PlutoSDR is well-suited for:

- Continuous or quasi-continuous transmission and reception.
- Spectral analysis and waveform experimentation
- Slow adaptation on timescales of hundreds of milliseconds or more
- Understanding the problems faced in communications, beyond textbook

Applications requiring tight real-time control, deterministic latency, or microsecond-level synchronization generally require SDR platforms with FPGA-resident processing, direct RF triggering, and high-speed host interfaces (e.g., PCIe instead of USB). It can also be done, as an exercise for interested readers, by creating your own library in C, cross compiling to ARM Cortex cores, and running the system natively on the SoC, but this of course has compute constraints, but nevertheless is good for control heavy tasks

such as fast adaptation

EXERCISES

BUFFERING AND LATENCY

1. Identify all buffer stages that a receive sample traverses between the ADC in the AD9361 and availability to a host-side application. For each stage, indicate whether it primarily adds latency, variability, or throughput efficiency.
2. Consider a receive configuration operating at 4 MSPS with a processing-system buffer depth of 65,536 samples. What is the minimum buffering latency introduced by this buffer alone? How does this compare to RF propagation delays?

USB AND OPERATING SYSTEM EFFECTS

3. USB bulk transfers are optimized for throughput rather than latency. Explain how this affects determinism in SDR streaming applications.
4. Suppose a host application delivers transmit buffers at perfectly regular intervals. Why might the RF output still exhibit non-uniform timing or delayed updates?
5. Improving host CPU performance alone does not guarantee faster or more deterministic transmit buffer switching on the PlutoSDR. Is the above statement true? Why/Why Not?

UNDERRUNS, OVERRUNS, AND RATE MATCHING

6. A system operates without underruns for several seconds before suddenly failing. What could be a possible issue? Justify your answer.
7. Describe a scenario in which reducing the baseband sample rate improves system stability without changing RF bandwidth.

TIMING—CRITICAL APPLICATIONS

8. For fast adaptive communications, identify which buffer stages dominate the closed-loop response time. Which stages are fundamentally unavoidable in a USB-based architecture?
9. In a radar or sensing application, explain why knowing the transmit timestamp at the host does not provide accurate information about when RF energy was emitted.

10. The PlutoSDR supports coherent transmit and receive clocks internally. Why does this not guarantee deterministic TX--RX synchronization at the host application level?

DESIGN JUDGEMENT AND FEASIBILITY

11. You are permitted to modify only one layer of the system (host software, PS software, PL logic, or RF configuration). Which layer would you target to:
 - Reduce average latency?
 - Reduce latency variability?
12. Explain why moving control logic to the ARM cores on the PlutoSDR can improve responsiveness for some applications, yet still fails to provide hard real-time guarantees.

BIBLIOGRAPHY

- [1] Analog Devices, Inc., *AD9361 Reference Manual (UG-570)*, 2014. [Online]. Available: https://www.analog.com/media/en/technical-documentation/user-guides/AD9361_Reference_Manual_UG-570.pdf
- [2] Xilinx, Inc., *Zynq-7000 SoC Technical Reference Manual (UG585)*, 2018. [Online]. Available: <https://docs.xilinx.com/v/u/en-US/ug585-Zynq-7000-TRM>
- [3] Analog Devices, *PlutoSDR Hardware User Guide*, Analog Devices Wiki. [Online]. Available: <https://wiki.analog.com/university/tools/pluto/users>
- [4] The Linux Kernel Organization, *Industrial I/O Subsystem Documentation*. [Online]. Available: <https://www.kernel.org/doc/html/latest/driver-api/iio/>
- [5] USB Implementers Forum, *Universal Serial Bus Specification, Revision 2.0*, 2000.

CHAPTER 3: TX AND RX SEMANTICS

Committed to parchment by: Mihir Divyansh E, Vemula Siddhartha

OVERVIEW

After understanding the hardware architecture and the digital data flow of the PlutoSDR, it becomes necessary to examine how the system is exposed through the MATLAB programming interface. While MATLAB provides simple transmit and receive system objects (`sdrTx` and `sdrRx`), their behavior is often misunderstood by noobs who implicitly assume synchronous, command-driven operation.

This chapter explains how the MATLAB interface interacts with the underlying buffered streaming architecture. Rather than documenting individual properties or parameters, the focus here is on *behavioral semantics*: what MATLAB guarantees, what it does not, and how transmit and receive operations interact when executed concurrently.

MATLAB controls streams, not events. If thee expecteth immediate action, thee art good now too late.

TRANSMIT OBJECT

The transmit system object represents a producer endpoint (fancy way of saying source, I recently read about dataflow) into the PlutoSDR transmit data pipeline. When a user invokes:

```
1 tx(txData);
```

this call should not be interpreted as an instruction to transmit the specified samples immediately. Instead, it enqueues the provided data into a sequence of buffers that will eventually feed the RF hardware.

Conceptually, the transmit path proceeds as follows:

1. MATLAB validates the input data and performs any required datatype conversion.
2. The data is copied into host-side buffers managed by the support package.
3. USB bulk transfers deliver the data to the PlutoSDR device.
4. The Processing System stores the samples in transmit buffers.

5. The Programmable Logic and AD9361 consume samples when available.

If samples already exist in the transmit pipeline, they will be transmitted before any newly enqueued data. MATLAB provides no mechanism to preempt or flush data once it has entered the pipeline. As a result, `tx(data)` should be understood as a buffering operation, not a timing command.

RECEIVE OBJECT

The receive system object represents a consumer endpoint (data sink) that retrieves data from the continuously operating receive pipeline. A call of the form:

```
1 rxData = rx();
```

does not initiate RF sampling. Reception is continuous as long as the receiver is enabled. The call merely retrieves the next available block of samples that has already been captured and buffered.

The samples returned:

- Were acquired sometime in the past
- Have already traversed all buffering layers
- Form a contiguous segment of the receive stream

If no samples are available, the call blocks until sufficient data has accumulated. If buffers overflow before data is retrieved, samples are dropped silently before reaching MATLAB.

CONCURRENT TRANSMIT AND RECEIVE OPERATION

When transmit and receive objects are used simultaneously, they operate as two independent streaming pipelines sharing only hardware clocking and RF resources.

Key properties of concurrent operation include:

- Transmit operations do not pause or synchronize with receive operations.
- Receive operations do not reflect immediate transmit updates.
- Both pipelines run continuously and asynchronously.

Transmit updates propagate forward through buffered stages, while receive samples propagate backward to the host through a separate

buffered chain. There is no transactional relationship between a transmitted buffer and a received buffer at the MATLAB level.

UPDATING TX WHILE RX IS ACTIVE

A common scenario involves updating the transmit waveform while recording received samples. In this case:

- The receiver continues sampling without interruption.
- Received data may contain portions corresponding to both the old and new transmit waveforms.
- The transition point is not sample-aligned or precisely identifiable in host-visible time.

This behavior is neither a race condition nor incorrect operation. It reflects the intentional decoupling between software control flow and RF timing introduced by buffering and operating system scheduling.

ORDERING GUARANTEES

The MATLAB interface provides the following guarantees:

- Transmit samples are emitted in the order they are enqueued.
- Receive samples are delivered in the order they were captured.
- Within each buffer, samples are contiguous and correctly ordered.

However, MATLAB does not guarantee:

- When a given transmit buffer reaches the RF output
- Alignment between transmit updates and receive buffer boundaries
- Deterministic latency from function call to RF emission
- Sample-accurate TX–RX synchronization at the host

A PRACTICAL MENTAL MODEL

The most accurate way to reason about the MATLAB interface is to treat the transmit and receive objects as controlling long-lived data streams.

Transmit operations keep the pipeline supplied with samples. Receive operations drain the pipeline at a user-defined rate. The system behaves predictably when both streams are serviced steadily and unpredictably when they

are driven in bursts or with strict timing expectations.

If thy designeth depends on exact timing, MATLAB is the wrong placeth to enſſce t.

OPEN ENDED EXERCISES

1. **Measuring Pipeline Latency** Design an experiment to measure the end-to-end latency from calling `tx(txData)` to RF emission. Your approach should account for the fact that you cannot directly observe when samples leave the DAC. Consider:

- What signal characteristics would make the transmitted waveform identifiable in a received capture?
- How would buffer sizes at each stage affect your measurement precision?
- Can you distinguish between minimum latency, average latency, and jitter?

Implement your method and report whether the latency remains constant across different sample rates and buffer sizes.

2. **Characterizing the Transition Region** When updating a transmit waveform during active reception, the text states that "the transition point is not sample-aligned or precisely identifiable." Design an experiment to characterize this transition:

- How would you construct two transmit waveforms that make the transition clearly visible in received data?
- Is the transition sharp (within a few samples) or gradual (spanning hundreds or thousands of samples)?
- Does the transition behavior change with sample rate or buffer configuration?
- Under what conditions, if any, can you predict where in the RX stream the transition will appear?

3. **Consequences of Buffering Asymmetry** The TX and RX paths have independent buffer hierarchies of potentially different depths. Suppose the TX pipeline can hold 100ms of samples while the RX pipeline holds only 20ms:

- How would this asymmetry manifest in a loopback experiment where TX output is connected to RX input?
- Design a MATLAB script that intentionally causes TX underrun and RX overflow. Can

you observe both failure modes simultaneously? What does this reveal about how MATLAB services the two streams?

- If you send a burst transmission (finite-length waveform followed by silence), how long after the `tx()` call returns will the RF output actually go silent?

4. **Stream Synchronization Without Hardware**

Triggers Given that MATLAB provides no sample-accurate TX–RX synchronization, propose a software-only method to achieve approximate alignment sufficient for these applications:

- A radar system requiring alignment within 10 sample periods
- A communication protocol requiring alignment within 1ms
- A frequency-hopping system where TX and RX must change frequency "simultaneously"

For each case, identify whether your method relies on statistical averaging, specific waveform properties, or calibration measurements. What fundamental limit prevents perfect synchronization at the MATLAB level?

CHAPTER 4: MATLAB EXAMPLES

Committed to parchment by: Vemula Siddhartha, Mihir Divyansh

EXAMPLE 1: (M)PSK PSK 101

Phase-shift keying (PSK) is a digital modulation process which conveys data by changing (modulating) the phase of a constant frequency carrier wave, is what Wikipedia says. In simple words, M-PSK clubs $\log_2 M$ bits of the incoming data stream and maps them to one of the M symbols, which are symmetrically along the unit circle (you probably already know this by now). The mapping is usually done using Gray code, so that neighbouring symbols differ by only **one** bit. This ensures the Bit Error Rate (BER) and makes the system more robust to noise.

MATLAB IMPLEMENTATION

The primer is all you need to know to code up both the M-PSK modulator and the demodulator. But it's simply not that simple.

THE DATAFLOW PIPELINE

The Tx buffer is first filled with the modulated signal. You can oversample if you want (for the overachievers, look up why we oversample! it is actually pretty interesting). This oversampled signal is then passed through an RRC (Root Raised Cosine) Filter. After that, the Tx object is called with this buffer (using the "repeat" mode to make your lives easier).

On the Rx side, the real fun begins. The received waveform is first stabilized in amplitude so that the rest of the processing chain doesn't have to deal with sudden power jumps. After that, we pass it through the matched RRC filter, which pairs with the transmit-side RRC to give the classic Raised Cosine response.

Once the filtering is done, we start fixing all the synchronization issues introduced during transmission. The first step is to correct the carrier frequency offset coarsely (CFO) so that the signal is at least rotating in roughly the right direction. Then, we find out the correct sampling instants (timing synchronization), i.e., when we should correctly sample for each symbol. After that, we remove any remaining phase offset (FFO) so that the constellation finally settles instead of slowly rotating.

With timing and phase offset accounted for, we still face one big problem: the receiver has no idea where the actual frame of data starts. To solve this, we prepend a Barker sequence (look this up as well!) at the transmitter and correlate the received samples with this known pattern. The peak of this correlation tells us when the frame starts exactly, and from this point onward we know which samples actually correspond to the actual transmitted signal.

Once the frame is aligned, we demodulate the bits. Each point is mapped back to its nearest M-PSK symbol, and this is the transmitted signal recovered successfully (yay!). We can now find BER if the signal is previously known, or do anything else with this.

EXERCISE

Build a $\frac{\pi}{4}$ -QPSK communication system. (You can use Simulink blocks if needed as well).

Bonus points if you can build an M-PSK system (parameterized by M).

EXAMPLE 2: OFDM OFDM 101

OFDM is a clever way to modulate your information. Instead of sending everything on one high-rate carrier, we break the data into multiple slower streams and send each of them on a different subcarrier. But these subcarriers are cleverly chosen such that they are orthogonal, so none of the streams interfere with one another.

Here's how we do this. We modulate the data bits and assign one symbol to each of the subcarriers in the *frequency* domain. Here's another fun fact, you can use different modulation schemes for different subcarriers, in fact this is what makes OFDM so cool. Apart from being cool, this serves another purpose of increasing the overall performance of our system even in frequency selective fading channels. (Think about how this helps us!).

After assigning one symbol to each subcarrier, since we are in the frequency domain, we take the IFFT of the symbol vector, which gives us the time domain representation of the signal, which is the OFDM symbol that we actually transmit. Coincidentally (or cleverly, up to debate), IFFT inherently generates subcarriers that are perfectly orthogonal as required (verify!), so we do not have to do anything extra. (May the Math be with you!).

Before transmission, we add a cyclic prefix (CP) (look it up please). CP turns complicated convolution (in time domain) into simple complex scaling on each subcarrier (in frequency domain). This simplifies the equalization procedure at the receiver. It is now just division by channel gain at each subcarrier.

At the receiver, we do the same thing, but in reverse. After removing the CP, we take the FFT and go back to the frequency domain. Each subcarrier now has a noisy, channel-affected version of the original symbol, which we then equalize and demodulate independently. Channel estimation is something which has to be done though. Pilots are used for estimation. Channel estimation is very interesting (similar to many of the ML models for the ML geeks), please refer to credible online sources for more information (definitely not because we're lazy).

MATLAB IMPLEMENTATION

MATLAB implementation of OFDM is quite involved. Each Tx frame has a sequence of 10 short preamble sequences, followed by a long preamble sequence (along with its CP) to which the data payload symbols (time domain version, along with their CP) are appended. The frame is then oversampled and passed through a RRC filter as before. While transmitting ensure that the Tx buffer is not underrun.

On the receiver side, we essentially undo everything the transmitter did, but with a few extra steps to deal with noise, CFO, and timing uncertainty. The first task is packet detection. Since we don't know where in the received stream the frame begins, we correlate the received signal with the known short preamble sequence. Once this correlation spikes and stays above it for long enough, we declare that the frame has started and start further processing from there.

Next, we downsample by the same oversampling factor used at the transmitter so that we recover the symbol-rate samples. With these properly aligned samples, we estimate and correct the carrier frequency offset coarsely first using the short preambles. This removes most of the rotation in the received signal. Then, finer CFO estimate is then computed using the long preamble, which brings the constellation much closer to where it should ideally be. We also use the long preamble to for channel estimation.

After the preambles are processed, we tinker with the main payload symbols. Each of them is converted to the frequency domain using the FFT and the pilots (placed at fixed subcarriers) are used to estimate the channel taps. These pilot-based estimates are extrapolated to the full

set of subcarriers and are used to equalize the data symbols at each of them. After the pilot subcarriers are removed, the remaining data subcarriers are demodulated according to the modulation scheme for each subcarrier, which gives us back the actual transmitted signal.

EXERCISE

Implement and contrast between an OFDM system with $N = 64$ and $N = 128$ orthogonal subcarriers.

CHAPTER 5: EXERCISES FOR DIGITAL COMMS

Committed to parchment by: Mihir Divyansh, Vemula Siddhartha

PROGRAMMING EXERCISES

FOUNDATIONAL IMPLEMENTATIONS

1. Frequency Offset Estimation and Correction

Implement a frequency offset estimator and compensator for a complex baseband signal.

- Inject a known carrier frequency offset into a transmitted signal.
- Estimate the offset using at least one method (FFT / Autocorr based)
- Apply frequency correction and verify that constellation rotation is removed.
- Measure the maximum CFO (as a fraction of symbol rate) for which your estimator remains accurate.

2. Symbol Timing Detection

Implement a basic symbol timing recovery mechanism without using built-in synchronization blocks.

- Evaluate at least one of the following approaches:
 - Early-late gate
 - Derivative or zero-crossing-based timing
- Visualize the eye diagram before and after timing correction.
- Quantify timing error variance before and after convergence.

3. Frame Detection via Correlation

Implement a frame detector using correlation with a known preamble.

- Plot the correlation magnitude over time.
- Identify false alarm and miss detection cases.
- Measure detection delay relative to the first transmitted data symbol.

4. Noise and SNR Estimation

Develop an estimator for noise variance and SNR from received samples.

- Compare estimation accuracy for:
 - Known pilot symbols
 - Blind estimation using decision errors
- Quantify estimation bias at low SNR.

PSK

1. Carrier Recovery Under Dynamic Conditions

Implement a QPSK receiver in which the carrier frequency offset (CFO) changes linearly over time (simulating oscillator drift).

- Design a tracking loop capable of following time-varying CFO rather than assuming a constant offset.
- Compare the BER performance of this adaptive approach against a one-time coarse CFO correction.
- At what rate of CFO change (Hz/s) does your tracking loop fail to converge?

2. Frame Synchronization Trade-offs

The text mentions Barker sequences for frame detection. Implement and compare the following preamble strategies:

- A Barker-11 sequence
- A Zadoff-Chu sequence of length 13
- A repeated m-sequence of length 7 (transmitted twice)

For each preamble, measure:

- Probability of false detection under AWGN
- Timing accuracy of the detected correlation peak
- Performance degradation in the presence of uncorrected CFO

Which preamble would you choose for:

- A low-SNR channel?
- A high-mobility (high Doppler) scenario?

OFDM

3. Pilot Pattern Design and Channel Estimation

Implement three pilot insertion strategies in an OFDM system:

- Block-type: all subcarriers in selected OFDM symbols are pilots
- Comb-type: every N th subcarrier in every symbol is a pilot

- Scattered: pilots distributed across both time and frequency

Develop a channel estimation algorithm for each scheme. Test over a frequency-selective Rayleigh fading channel.

- Which pilot pattern yields the lowest BER?
- Which is most robust to Doppler spread?

4. PAPR Reduction Techniques

OFDM exhibits high peak-to-average power ratio (PAPR), which may cause nonlinear distortion in the PlutoSDR transmit chain.

- Implement clipping-and-filtering for PAPR reduction.
- Implement selective mapping (SLM): generate multiple phase-rotated OFDM symbols and transmit the one with the lowest PAPR.
- Measure PAPR reduction and quantify out-of-band spectral regrowth.
- Transmit both high-PAPR and PAPR-reduced OFDM signals at maximum TX gain. Can you observe nonlinear distortion in a loopback experiment?

5. Subcarrier Nulling and Spectral Shaping

Implement an OFDM transmission function that supports arbitrary spectral masks:

```
1 function txFrame = ofdm_shaped_transmit(
    data, maskVector)
2 % maskVector: length N_subcarriers, values
    0 (null) or 1 (active)
```

- Design a mask that nulls the center 20% of subcarriers (creating a notch).
- Implement power loading based on estimated channel gains. (for a static channel)
- Verify that the transmitted spectrum respects the mask using **loopback** measurements.
- Does subcarrier nulling affect PAPR and BER?

6. Synchronization Failure Analysis

Intentionally break the OFDM synchronization chain:

- Remove the cyclic prefix (CP) at the receiver only.
- Introduce a timing offset of exactly $N/2$ samples (where N is the FFT size).
- Introduce a carrier offset equal to one subcarrier spacing.

For each case:

- Plot the received constellation.
- Explain *why* it appears as observed.
- Identify which failure mode is easiest to detect automatically.

Design a diagnostic function that determines which synchronization stage has failed based only on corrupted received symbols.

THEORY AND ANALYSIS QUESTIONS

7. Gray Coding and Bit Error Propagation

The text claims that Gray coding “ensures robustness,” which is imprecise.

- Does Gray coding reduce symbol error rate, or only bit error rate for a given symbol error?
- For 16-PSK, compare Gray coding and natural binary coding at high SNR. Calculate the average number of bit errors per symbol error.
- Construct a scenario in which Gray coding increases BER (hint: non-AWGN channels or iterative decoding).

8. RRC Filter Cascade and ISI

Transmit and receive RRC filters combine to form a Raised Cosine response.

- If the transmitter uses an RRC filter with roll-off $\alpha = 0.5$ and the receiver mistakenly uses $\alpha = 0.35$, derive or simulate the combined impulse response. What happens to ISI?
- Given the PlutoSDR's finite TX bandwidth, at what symbol rate does RRC spectral clipping begin? How does this affect the eye diagram?
- Propose a loopback-based experimental method to verify correct RRC filter implementation.

9. OFDM Orthogonality Under Hardware Impairments

Real OFDM systems experience:

- Phase noise
- I/Q imbalance
- Timing jitter
- Power amplifier nonlinearity

For each impairment, determine whether it primarily causes:

- Common phase error (CPE)
- Inter-carrier interference (ICI)
- In-band noise floor elevation
- Constellation asymmetry or warping

Design an experiment using the PlutoSDR to measure and isolate these effects.

10. **Cyclic Prefix Length Selection**

- What is the impact of excessively long CP on spectral efficiency and SNR?
- If the CP is too short by exactly three samples, derive the resulting residual ISI.
- Estimate a reasonable CP length for an indoor environment at 2.4 GHz. How does this change for an outdoor urban scenario at 900 MHz?
- Can variable USB latency affect the required CP length? Why or why not?

If thee can implementeth it but can't explain why it hath broken, thee has't only copied, not understood.

CHAPTER 6: USRP B210 PROJECTS

Committed to parchment by: Dhanush V Nayak, Kaustubh Khachane

OVERVIEW

This comprehensive documentation presents a detailed analysis of multiple software-defined radio (SDR) communication experiments conducted using USRP (Universal Software Radio Peripheral) and Adalm Pluto devices. The projects demonstrate advanced wireless communication techniques, implementing OFDM-based systems and addressing critical physical layer security concerns through the Alice-Bob-Eve security framework. These implementations serve as practical demonstrations of modern communication theory in real-world wireless scenarios.

Project Scope

The documentation focuses on four major implementation projects in the domain of wireless communication and physical layer security. These include:

- OFDM-based communication between dual USRP transceivers
- Multi-antenna USRP communication with dual transmit chains
- Cross-platform communication between ADALM-Pluto and USRP devices
- Physical-layer security implementations mitigating eavesdropping threats

All implementation stages prioritize real-time signal processing, verification through SDR experimentation, and robustness against interference and cyber-attacks.

INSTALLATION

See the installation instructions for USRP in GNU Radio and MATLAB on GitHub: [INSTALLATION](#). Try out the examples to get started.

PROJECT 1: OFDM-BASED COMMUNICATION BETWEEN DUAL USRP TRANSCEIVERS

PROJECT OBJECTIVE AND MOTIVATION


The primary objective of this project was to establish reliable bidirectional communication between two USRP B200/B210 software-defined radios using Orthogonal Frequency Division Multiplexing (OFDM). OFDM represents a cornerstone technology in modern wireless communications, providing robust transmission over frequency-selective fading channels by dividing the channel bandwidth into multiple orthogonal subcarriers. This approach enables high spectral efficiency and resilience to multipath interference.

SYSTEM BLOCK DIAGRAM

Key Objectives

1. **System Implementation:** Develop a complete OFDM transceiver architecture using MATLAB/GNU Radio
2. **Channel Characterization:** Measure and analyze real-world channel impulse responses
3. **Performance Evaluation:** Assess bit error rate (BER), packet delivery ratio, and spectral efficiency
4. **Synchronization:** Implement robust timing and frequency synchronization algorithms
5. **Adaptive Modulation:** Explore dynamic subcarrier mapping based on channel conditions

TECHNICAL ARCHITECTURE



OFDM MODULATION PROCESS

The OFDM transmission chain encompasses the following sequential operations:

OFDM Modulation Process (Aligned with System Architecture)

1. **Data Payload Generation:** Raw digital information (binary payload) is prepared as the input for OFDM symbol construction.
2. **Preamble Design:** A deterministic synchronization preamble (e.g., short/long training symbols) is generated for packet detection, timing estimation, and coarse frequency correction.
3. **Subcarrier Mapping:** Payload bits are modulation-mapped (BPSK/QPSK/16-QAM/64-QAM) and assigned to specific OFDM subcarriers, leaving guard and DC tones unused.
4. **IFFT Operation:** Frequency-domain symbols across all subcarriers are transformed into a composite time-domain waveform using an N -point IFFT.
5. **Cyclic Prefix Addition:** A prefix of length L_{cp} is copied from the end of the IFFT output and appended to each OFDM symbol to combat multipath-induced ISI.
6. **Wireless Channel Transmission:** The CP-prefixed frame is pulse-shaped, DAC-converted, and transmitted over the wireless channel where fading, noise, and CFO distort the signal.
7. **Preamble Detection (Receiver):** The received stream is scanned for correlation peaks, enabling accurate frame start detection and coarse timing recovery.
8. **Cyclic Prefix Removal:** The detected OFDM symbol start is used to strip off the CP before demodulation.
9. **FFT Demodulation:** An N -point FFT converts the received time-domain OFDM waveform back into frequency-domain subcarrier symbols.
10. **Channel Equalization:** Using preamble-derived channel estimates, each subcarrier is equalized (ZF/MMSE) to reverse channel distortion.
11. **Symbol Demapping:** Equalized complex symbols are mapped back to bits using the inverse constellation mapping rule to reconstruct the original payload.

CHANNEL CHARACTERIZATION

Channel impulse response (CIR) measurement forms a critical component of system evaluation:

Channel Measurement Procedure

1. **Preamble Transmission:** A known reference sequence (Zadoff-Chu or PAPR-optimized preamble) is transmitted prior to data symbols.
2. **Receiver Correlation:** Received preamble is correlated with the known sequence to extract CIR estimates.
3. **CIR Logging:** Channel tap coefficients and timing estimates are stored for post-analysis.
4. **Statistical Analysis:** Path delay spread, doppler effects, and fading characteristics are computed from CIR measurements.

IMPLEMENTATION DETAILS

HARDWARE CONFIGURATION

System Parameters

Parameter	Configuration
Radio Frequency (RF) Center Frequency	2.4 GHz ISM Band
Channel Bandwidth	10 – 20 MHz
Number of Subcarriers (FFT Size)	64, 128, or 256
Cyclic Prefix Length	16 samples (Guard Interval)
OFDM Symbol Duration	$T_{sym} = \frac{N_{fft} + N_{cp}}{f_s}$
Subcarrier Spacing	$\Delta f = \frac{B_w}{N_{fft}}$
Modulation Schemes	BPSK, QPSK, 16-QAM
Preamble Sequence	Barker Sequence

SOFTWARE ARCHITECTURE

The implementation employs a layered architecture separating physical layer processing from hardware abstraction:

- Application Layer:** Data generation, performance metrics, result visualization
- MAC Layer:** Packet framing, preamble insertion, inter-frame spacing
- Physical Layer:** OFDM modulation/demodulation, equalization, synchronization
- Hardware Abstraction:** USRP driver interface, transmit/receive buffering

MEASUREMENT METRICS

Performance Evaluation Criteria

- **Bit Error Rate (BER):** Probability of incorrect bit reception as function of SNR
- **Packet Delivery Ratio (PDR):** Percentage of correctly received packets over total transmitted
- **Channel Capacity:** Shannon capacity computed from measured SNR and bandwidth
- **Equalization Quality:** Residual inter-carrier interference after frequency-domain equalization
- **Synchronization Accuracy:** Timing offset estimation error in samples
- **Spectral Efficiency:** Achieved data rate divided by utilized bandwidth

PROJECT 2: MULTI-ANTENNA USRP COMMUNICATIONS WITH DUAL TRANSMIT CHAINS

MOTIVATION AND OBJECTIVES

The second project extends single-antenna OFDM systems to leverage MIMO (Multiple-Input Multiple-Output) capabilities of USRP hardware. By employing multiple transmit antennas, the system achieves spatial diversity and increased throughput. This implementation addresses practical challenges in antenna array calibration, spatial channel estimation, and precoding design.

MIMO System Advantages

- **Spatial Diversity:** Multiple independent fading paths reduce outage probability
- **Increased Capacity:** Shannon capacity scales linearly with $\min(M_t, M_r)$ (number of transmit/receive antennas)
- **Coding Opportunities:** We can apply convolutional coding as well for error correction receiver.

SYSTEM ARCHITECTURE

MIMO-OFDM SIGNAL MODEL

For a $M_t \times M_r$ MIMO system with OFDM modulation, the received signal at subcarrier k is expressed as:

$$\mathbf{Y}_k = \mathbf{H}_k \mathbf{X}_k + \mathbf{N}_k$$

where:

- \mathbf{X}_k is the $M_t \times 1$ transmit symbol vector
- \mathbf{H}_k is the $M_r \times M_t$ channel matrix at subcarrier k
- \mathbf{N}_k is additive black Gaussian noise

HARDWARE CONFIGURATION

Dual TX USRP Configuration

Component	Specification
Number of Transmit Chains	2 (TX1, TX2 connectors)
Number of Receive Chains	2 or more (RX2, RX3 connectors)
TX/RX Isolation	Synchronized
Antenna Configuration	Internal config of USRP
Antenna Spacing	$\lambda/2$ to λ at operating frequency
Synchronization Method	Preamble based synchronization

PROJECT 3: CROSS-PLATFORM COMMUNICATION BETWEEN ADALM PLUTO AND USRP

PROJECT OVERVIEW

This project addresses interoperability challenges when integrating devices from different manufacturers (Analog Devices Adalm Pluto and Ettus Research USRP). Such cross-platform systems are increasingly important in networked radio scenarios, cognitive radio systems, and heterogeneous SDR testbeds.

Integration Challenges

1. **Hardware Incompatibility:** Different RF front-ends, ADC/DAC resolutions, and sampling rates
2. **Timing Misalignment:** Independent clock sources causing frequency and phase offsets
3. **Software Stack Differences:** Distinct APIs (IIO framework vs. UHD library)
4. **Channel Mismatch:** Different noise figures and gain ranges

TECHNICAL APPROACH

DEVICE SPECIFICATIONS

Hardware Comparison

Parameter	Adalm Pluto	USRP B210/200
RF Range	325 MHz – 4 GHz	70 MHz – 6 GHz
ADC/DAC Resolution	12-bit	14-bit
Bandwidth	20 MHz (fixed)	Tunable: 5 – 40 MHz
RX Noise Figure	~7 dB	~5 dB
TX Power	0 dBm max	76 dBm max
Interface	USB 2.0	USB 3.0
Cost	25k Rs.	300k Rs.

SYNCHRONIZATION ARCHITECTURE

Cross-platform operation requires careful synchronization of multiple parameters:

Synchronization Hierarchy:


Frequency Sync: Master oscillator reference to both devices via distributed oscillator

Time Sync: Preamble based time sync or network time protocol synchronization

Frame Sync: Beacon signal with known preamble for frame-level alignment

Fine Freq Sync: Automatic frequency control loop to track residual offsets

FRAME STRUCTURE



where:

- **SFD:** Start Frame Delimiter for packet boundary detection
- **Preamble:** Training pattern for AGC settling and coarse sync
- **Barker:** Barker Sequence for accurate channel estimation
- **Header:** Contains length, modulation type, flags, and MAC info
- **Payload:** OFDM data symbols carrying user information
- **CRC:** Cyclic Redundancy Check for error detection

PROJECT 4: PHYSICAL LAYER SECURITY – ALICE-BOB-EVE FRAMEWORK

SECURITY MODEL OVERVIEW

Physical layer security (PLS) represents a fundamental approach to securing wireless communications by exploiting properties of the propagation channel itself. The Alice-Bob-Eve scenario models an eavesdropping threat where an adversary (Eve) attempts to intercept communications between authorized parties (Alice and Bob). Our implementation addresses key security challenges at the modulation, coding, and channel exploitation levels.

Information Theoretic Foundation

The secrecy capacity of a wiretap channel is defined as:

$$C_s = \max_{p(x)} [I(X; Y) - I(X; Z)]$$

where Y is Bob's received signal, Z is Eve's received signal, and $I(\cdot; \cdot)$ denotes mutual information. Positive secrecy capacity requires Bob's channel to be superior to Eve's, either through better SNR or by some artificial method of induction.

ATTACK AND DEFENSE SCENARIOS

EAVESDROPPING ATTACKS

Eve's Attack Strategies

1. **Passive Eavesdropping:** Direct reception and decoding of transmitted signals without modification
2. **Active Eavesdropping:** Transmission of pilot signals to facilitate channel estimation
3. **Brute Force Decoding:** Attempting multiple decoding hypotheses with computational resources
4. **Signal Intelligence (SIGINT):** Statistical analysis of signal properties for feature extraction

DEFENSE MECHANISMS

Implemented Security Technique: Artificial Noise Injection

- Artificial Noise (AN) is intentionally added to the transmitted signal to degrade the channel quality at potential eavesdroppers.
- The noise is designed such that it minimally impacts the intended receiver, ensuring confidential communication performance remains stable.
- In multi-antenna systems, AN is transmitted in the null space of the legitimate receiver's channel, making it invisible to the intended user.
- The method increases secrecy capacity by exploiting channel asymmetry between the legitimate receiver and the eavesdropper.
- This technique is effective in scenarios where the transmitter has partial or full knowledge of the channel state information (CSI).

ALICE BOB EVE PROBLEM PROBLEM STATEMENT

The communication scenario consists of three key entities involved in secure wireless transmission:

- **Alice** – the legitimate transmitter equipped with two transmit antennas (Tx1 and Tx2).
- **Bob** – the intended legitimate receiver with a single receive antenna.
- **Eve** – a passive eavesdropper, also equipped with a single receive antenna.

The primary objective is to ensure **physical-layer security**, i.e., Alice must transmit information such that Bob can reliably decode the message while Eve gains minimal or no information.

SYSTEM MODEL

Alice transmits two independent data symbols using her two transmit chains. The transmitted vector is

$$\mathbf{x} = \begin{bmatrix} x_1 \\ x_2 \end{bmatrix}.$$

RECEIVED SIGNAL AT BOB

Bob observes a noisy linear combination of the transmitted symbols through the wireless channel:

$$y_B = h_{1B}x_1 + h_{2B}x_2 + n_B,$$

where

- h_{1B}, h_{2B} denote the channel gains from Alice's antennas Tx1 and Tx2 to Bob,
- n_B represents the additive black Gaussian noise (AWGN) at Bob.

RECEIVED SIGNAL AT EVE


Similarly, Eve receives:

$$y_E = h_{1E}x_1 + h_{2E}x_2 + n_E,$$

where h_{1E}, h_{2E} are the channel gains towards Eve, and n_E denotes Eve's receiver noise.

This model forms the basis for analyzing the secrecy capacity and determining suitable transmission strategies to maximize Bob's received quality while minimizing information leakage to Eve.

SYSTEM IMPLEMENTATION



IMPLEMENTATION PROCESS FLOW

MATLAB-Based Simulation Framework

The initial part of the work focused on building a complete Physical Layer Security (PLS) simulation environment in **MATLAB**. This included:

- Modeling the Alice–Bob–Eve system under wireless fading channels.
- Implementing OFDM modulation, demodulation, and equalization.
- Simulating independent channels for both Bob and Eve.
- Verifying theoretical concepts, including:
 - Accurate channel estimation and equalization
 - Secure data transmission mechanisms
 - Performance comparison between Bob and Eve under identical conditions

These simulations provided a solid theoretical baseline before transitioning to real hardware experiments.

EXPLORATION OF GNU RADIO

Real-Time Signal Processing with GNU Radio

We next explored **GNU Radio** for real-time baseband processing and integration with USRP devices. The objective was to implement dual-antenna transmission from Alice and simultaneous reception at Bob and Eve.

WORK UNDERTAKEN

- Designed OFDM-based flowgraphs using built-in and custom blocks.
- Experimented with:
 - OFDM modulation/demodulation blocks
 - Tag-based frame synchronization
 - Channel estimation and equalizer modules
- Evaluated multi-USRP synchronization and data transport.

CHALLENGES ENCOUNTERED

- Timing and synchronization complexities in GNU Radio.
- Tag-management overhead for multi-antenna, multi-frame transmission.
- Debugging real-time data flow between multiple USRPs proved difficult.

EXPERIMENTAL SETUP WITH USRPs

Hardware Implementation Using USRPs

The hardware configuration included:

- **Two USRPs at Alice** for Tx1 and Tx2.
- **One USRP at Bob** (legitimate receiver).
- **One USRP at Eve** (eavesdropper).

PROCEDURE

- Both transmit chains at Alice were synchronized for dual transmission.
- Distinct OFDM frames were sent simultaneously from Tx1 and Tx2.
- Bob received the combined signals and processed them in real-time using MATLAB.

ACHIEVEMENTS

Key Achievements So Far

Major accomplishments include:

- Achieved **simultaneous dual-antenna transmission** from Alice.
- Bob successfully **received and decoded** both data streams.
- Implemented a complete **channel equalization** pipeline at the receiver.
- Extracted and visualized the individual channel responses:
 - Tx1 → Bob
 - Tx2 → Bob
- Verified synchronization across all USRPs and validated channel estimation accuracy.

ORGANISATION

COMMON FRAMEWORK

All four projects share a unified signal processing framework implemented across multiple components:

Cross-Project Common Elements

- **Modulation Base:** OFDM with configurable subcarrier count and modulation schemes
- **Synchronization:** Timing offset detection via preamble correlation
- **Channel Estimation:** Least-squares or MMSE channel estimation on training symbols
- **Equalization:** Single-tap frequency-domain equalization per subcarrier
- **Coding:** Convolutional codes with Viterbi decoding
- **Logging Framework:** Centralized data acquisition for performance analysis

FILE ORGANIZATION AND DATA FLOW

The implementation organizes code across project folders with specialized modules:

Directory Structure

Global_Parameters_PLS.m : Master configuration file (center frequency, gains, packet structure)

OFDM_TX_X.m : OFDM transmitter implementation for node X (Alice/Bob/Eve)

OFDM_RX_X.m : OFDM receiver with equalization and synchronization

Hardware_TX_X.m : USRP/Pluto hardware interface (DAC buffering, gain control)

Hardware_RX_X.m : Hardware receiver interface (ADC streaming, data logging)

corr_code.m : Preamble correlation for timing synchronization

oversamp.m : Oversampling and pulse shaping filters

setstate0_TX/RX.m : USRP initialization and state reset

DEVELOPMENT METHODOLOGY AND LESSONS LEARNED

ITERATIVE DEVELOPMENT PROCESS

Project Development Cycle:

1. **Simulation:** Algorithm development and validation in MATLAB/Simulink
2. **Hardware Integration:** Porting to USRP drivers and real-time constraints
3. **Bench Testing:** Validation with test signals in RF-isolated environment
4. **Over-the-Air Testing:** Evaluation in actual propagation conditions
5. **Performance Analysis:** Statistical evaluation of measured data
6. **Optimization:** Parameter tuning based on empirical results

KEY TECHNICAL CHALLENGES AND SOLUTIONS

Key Security Metrics

Timing Misalignment: Implemented coarse/fine synchronization with preamble correlation and feedback loops

Frequency Offsets: Developed pilot-based frequency correction with loop bandwidth optimization

Channel Fading: Applied equalization

Cross-Device Sync: Distributed reference clocks and GPS time tagging

Real-Time Performance: Optimized code for USRP's real-time

CHAPTER 7: CROSS-PLATFORM COMMS

Committed to parchment by: Dhanush V Nayak Kaustubh Khachane

THE BIG PICTURE

We are building a security system where Alice (USRP B210) sends a secret message using two antennas, and Bob (Adalm Pluto) tries to receive it using one antenna.

The Main Challenge

The USRP and the Pluto are like two people who speak different dialects and hence different way of handling things. Just to list :

- **USRP** Our Alice has to send and receive data and also do channel processing.
- **Pluto** Bob has to just receive and decode the data.

To make them understand each other and make good use of the hardware, we must force them to speak at exactly the same speed (3 MHz).

STEP 1: THE HARDWARE SETUP

We use "Objects" in MATLAB to control the hardware. Here is how we configured them in `TX_dual_pluto.m` and `Hardware_RX_Bob.m`.

Alice: The Transmitter

Alice is the "Master" of the transmission. She sends two signals at once.

- **Device:** USRP B210
- **Goal:** Send separate streams on Antenna 1 and Antenna 2.
- **The Trick:** We use **Interpolation** to slow down the internal clock to a speed the Pluto can handle.

Key Settings:

1. `MasterClockRate = 30 MHz` (Internal Heartbeat)
2. `InterpolationFactor = 10` (Slow down by 10x)
3. **Resulting Speed:** $30 \text{ MHz} / 10 = 3 \text{ MHz}$
4. `ChannelMapping = [1 2]` (Use both antennas)

Bob: The Receiver

Bob is the listener. He uses a cheaper radio, so we have to tell him exactly what to listen for.

- **Device:** Adalm Pluto (PlutoSDR)
- **Goal:** Listen to Alice and separate her two signals.
- **The Trick:** We force the Pluto's "Baseband Rate" to match Alice exactly.

Key Settings:

1. `BasebandSampleRate` = 3 MHz (Must match Alice!)
2. `CenterFrequency` = 800 MHz (Must match Alice)
3. `Gain` = 60 dB (High gain because Pluto is less sensitive)

STEP 2: HOW BOB FINDS THE MESSAGE

The air is full of noise. Bob needs a way to know "Hey, a message is starting now!"

THE PACKET DETECTION

Alice sends a special pattern called a Preamble at the start of every message. This acts like a message to capture the data.

Schmidl-Cox Algorithm (Simple Explanation)

1. Alice sends a short pattern: [A, A, A, A].
2. Bob constantly compares the signal he just received with the signal he received a split second ago.
3. If **Current Signal** looks exactly like **Past Signal**, Bob knows it's the repeating preamble.
4. **Math:** We calculate a score $M(n)$. When $M(n) > 0.6$, we trigger the recording.

STEP 3: SEPARATING THE TWO ANTENNAS

This is the most critical part of Physical Layer Security. Bob has only **one ear** (antenna), but Alice is speaking with **two mouths** (Tx1 and Tx2). How does he know who said what?

THE "PILOT" SOLUTION

We use **Orthogonal Pilots**. Please refer to the codes in the same folder for more detail.

Frequency Key	Tx1 Action	Tx2 Action
Key #16	Signal1	Silent(Null)
Key #18	Silent	Signal2
Key #24	Signal1	Silent
Key #26	Silent	Signal2

1. Bob listens to Key #16. He hears a sound. Since he knows Tx2 is silent there, **that sound must describe Tx1's channel**.
2. Bob listens to Key #18. He hears a sound. Since he knows Tx1 is silent there, **that sound must describe Tx2's channel**.

SUMMARY: THE CODE LOGIC

Here is the flow of `OFDM_RX_Bob.m` in plain English:

The Receiver Logic Chain

1. **Wait** for the trigger signal ($M_n > 0.6$).
2. **Cut** the signal into a "Frame" (480 samples).
3. **Correct** the frequency (Pluto and USRP clocks are slightly different, so we rotate the signal back).
4. **Extract** the Pilot Keys (indices 16, 18, 24, etc.).
5. **Calculate** Channel 1 from the Tx1 keys.
6. **Calculate** Channel 2 from the Tx2 keys.
7. **Decode** the secret message using these channel estimates.

CHAPTER 8: USRP X310 IN MATLAB

Committed to parchment by: Prabhat Kukunuri, Varun Shakunaveti, Anantha Krishnan

OVERVIEW

The Universal Software Radio Peripheral (USRP) X310, developed by Ettus Research, is a reconfigurable software-defined radio (SDR) platform designed for real-time signal processing and high-bandwidth wireless communication experimentation. Its FPGA-based design, support for wideband radios, and compatibility with open-source tools make it especially suitable for cognitive radio, MIMO systems, and radar research.

By integrating flexible RF modules, the system can cover a wide frequency range and adapt to diverse wireless standards. The X310 architecture enables high-speed streaming through 10 Gigabit Ethernet, supporting low-latency data transfer for demanding research applications.

HARDWARE ARCHITECTURE

The core of the X310 is the Xilinx Kintex-7 FPGA, which performs computationally intensive baseband operations such as filtering, modulation, and timing synchronization. The system supports dual RF daughterboards with independent transmit and receive chains.

Key hardware components include:

- Xilinx Kintex-7 (XC7K410T) FPGA
- Dual DACs (16-bit) and dual ADCs (14-bit)
- 10 Gigabit Ethernet and PCIe x4 host interfaces
- GPSDO / external reference timing support

SOFTWARE STACK AND UHD INTEGRATION

The USRP Hardware Driver (UHD) provides the primary software interface to the USRP X310. UHD exposes a unified API for configuration, streaming, tuning, gain control, and synchronization, and integrates with several higher-level tools:

- GNU Radio
- MATLAB/Simulink
- C/C++ and Python-based applications

In the experiments described in this chapter, UHD is accessed primarily through MATLAB support packages, which internally rely on UHD for device discovery, streaming, and control.

HOST AND NETWORK SETUP

This section describes the practical steps required to power, network, and probe the USRP X310 from a host machine.

POWER AND BASIC CONNECTIVITY

1. Connect the power supply to the USRP X310 and then to the AC mains.
2. Switch on the USRP using the front-panel power control (if available). Status LEDs indicate power and initialization state.
3. On the host PC, configure the Ethernet interface to communicate with the USRP via UHD. Select the Ethernet interface connected to the USRP and change the IP assignment mode to **Manual** (or **Static**) with the following IPv4 settings:
 - IPv4 Address: 192.168.10.1
 - Subnet Mask: 255.255.255.0
 - Default Gateway: (leave blank or set to 0.0.0.0)

After applying these settings, the host and the USRP reside on the same subnet. Basic connectivity can be verified by issuing a ping command to the USRP's default IP address:

```
1 ping 192.168.10.2
```

A representative successful output is:

```
1 Pinging 192.168.10.2 with 32 bytes of data
2 :
3 Reply from 192.168.10.2: bytes=32 time=1ms
4 TTL=32
5 Reply from 192.168.10.2: bytes=32 time=3ms
6 TTL=32
7 Reply from 192.168.10.2: bytes=32 time=3ms
8 TTL=32
9 Reply from 192.168.10.2: bytes=32 time=3ms
10 TTL=32
11
12 Ping statistics for 192.168.10.2:
13     Packets: Sent = 4, Received = 4, Lost
14         = 0 (0% loss),
15     Approximate round trip times in milli-
16         seconds:
17         Minimum = 1ms, Maximum = 3ms, Average
18         = 2ms
```


The absence of packet loss confirms that the network configuration is correct and the device is reachable.

4. Use the UHD probing utility to confirm that the device and daughterboards are correctly recognized:

```
1 uhd_usrp_probe --args="addr=192.168.10.2"
```

This command reports information such as device type, serial number, installed daughterboards, clock sources, and available channels.

FIRMWARE AND FPGA IMAGE UPDATE

For reliable operation, the USRP X310 should run a firmware and FPGA image version compatible with the installed UHD release. If a version mismatch is detected, UHD utilities can be used to update the images:

1. Install the appropriate UHD version on the host PC.
2. Download or locate the device images (firmware and FPGA bitstreams) distributed with UHD.
3. Use the image loading utility to program the X310:

```
1 uhd_image_loader --args="type=x300,addr=192.168.10.2"
```

4. After the image is successfully written, power-cycle the USRP X310.
5. Re-run `uhd_usrp_probe` to confirm that the device now reports the expected image versions.

MATLAB INTEGRATION

This section focuses on the MATLAB software requirements and the specific radio interfaces used in the experiments.

REQUIRED TOOLBOXES AND SUPPORT PACKAGES

To interface USRP radios such as the X310 from MATLAB and conduct SDR experiments, the following components are required:

- MATLAB (base environment)
- **Communications Toolbox** — for modulation/demodulation, filters, and baseband operations
- **Signal Processing Toolbox** — for DSP operations, filtering, FFT, and spectral analysis

- **DSP System Toolbox** — for advanced DSP functions, streaming, block-based systems, and real-time data handling
- **Wireless Testbench Support Package for NI USRP Radios** — for X-series (X300 / X310 / X410) or N3xx-series USRPs

SDRU TRANSMITTER AND SDRU RECEIVER INTERFACE

The `sdruTransmitter` and `sdruReceiver` System objects in MATLAB provide a legacy interface to USRP hardware for wireless baseband transmission and reception. These objects allow streaming of IQ sample frames between MATLAB and the USRP radio using the UHD driver.

OVERVIEW OF TRANSMITTER AND RECEIVER OBJECTS

- **sdruTransmitter**: used to send complex baseband samples from MATLAB to the USRP RF front-end. Key parameters include center frequency, gain, interpolation factor, and channel mapping.
- **sdruReceiver**: used to capture IQ samples from the USRP into MATLAB for processing. Important properties include center frequency, gain, decimation factor, sample rate, and frame size.

Once configured, both objects operate using the `step()` function inside a streaming loop. The loop ensures continuous transmission or reception of frames until manually stopped.

EXAMPLE: TRANSMIT AND RECEIVE IQ FRAMES

The following simple example illustrates the creation of transmitter and receiver objects, followed by a `for`-loop for real-time transmission and reception of signals:

```
1 % Create transmitter and receiver objects
2 tx = sdruTransmitter('192.168.10.2', ...
3     'CenterFrequency', 2.4e9, ...
4     'Gain', 20);
5
6 rx = sdruReceiver('192.168.10.2', ...
7     'CenterFrequency', 2.4e9, ...
8     'Gain', 15, ...
9     'SamplesPerFrame', 1024);
10
11 % Generate a baseband test signal
12 txSignal = exp(1j*2*pi*0.01*(0:1023)).';
13
14 % Streaming loop
15 for k = 1:100
16     % Transmit a frame
17     step(tx, txSignal);
18
```



```

19 % Receive a frame
20 rxSignal = step(rx);
21
22 % Simple processing (e.g., display
   received energy)
23 disp(mean(abs(rxSignal).^2));
24 end
25
26 % Release radio objects
27 release(tx);
28 release(rx);

```

The transmit object must be called continuously inside the streaming loop; otherwise, the USRP will run out of samples and the transmission will stop due to a buffer underflow condition.

In some cases, especially after power cycling the USRP or restarting MATLAB, it is necessary to reload the FPGA image on the USRP X310 before streaming can begin. This ensures that the firmware and image versions are synchronized with the installed UHD and MATLAB support package. The following command can be used to reconfigure the image on the device before running the transmit and receive operations:

```

1 status=sdruload('Device','X310','IPAddress',
  '192.168.10.2');

```

A successful execution of this command confirms that the X310 is correctly programmed and ready for baseband transmission and reception.

WIRELESS TESTBENCH SDRTX / SDRRX INTERFACE

In addition to the legacy `sdrul` interface, newer MATLAB workflows rely on the Wireless Testbench `sdrtx` and `sdr rx` System objects. These objects integrate directly with the support package for NI USRP radios and provide convenient functions such as `transmitRepeat`.

Before executing scripts that use these objects, the USRP X310 must first be initialized as part of the Wireless Testbench Support Package installation. During this process, the Radio Setup wizard is launched from Add-Ons → Manage Add-Ons → Hardware Setup, where the user selects the NI USRP hardware and configures the connection settings. The wizard automatically detects the X310 on the network, verifies IP connectivity, and updates the FPGA image and firmware if necessary. After this initialization, MATLAB transmitter and receiver System objects can communicate with the USRP using the assigned device identifier or IP address.

BASEBAND TRANSMITTER AND RECEIVER DESIGN

In the proposed setup, the USRP X310 is controlled from MATLAB and operates as a baseband transmitter–receiver pair. A complex baseband frame is first generated in MATLAB and then uploaded to the radio. The transmitter is configured to continuously retransmit this buffer, while the receiver runs in a loop and acquires incoming IQ samples for further processing.

BASEBAND TRANSMITTER

The baseband transmitter generates a complex-valued IQ sequence, which may represent a test tone, a modulated symbol stream, or a training sequence. This frame is sent once to the USRP using a transmit object. Instead of calling the transmitter inside a loop, the hardware is instructed to repeat the same frame indefinitely, so the transmit operation runs in the background on the USRP.

BASEBAND RECEIVER

The baseband receiver is implemented as a corresponding receive object in MATLAB. The receiver is executed inside a `for`-loop, where a new frame of IQ samples is captured from the USRP in each iteration. These received frames can then be used for spectrum analysis, synchronization, correlation with a known preamble, or bit-error rate (BER) computation. In this way, the transmitter operates continuously, while the receiver processes a stream of frames in real time.

BASEBAND TRANSMITTER AND RECEIVER EXAMPLE IN MATLAB

```

1 %% Baseband Transmitter and Receiver with
   USRP X310
2 % Assumes:
3 % - Wireless Testbench / USRP support
   package installed
4 % - USRP X310 reachable at the given device
   name or IP
5
6 fc      = 2.4e9;      % Center frequency
7 fs      = 1e6;        % Sample rate
8 txGain  = 20;         % Transmit gain (dB)
9 rxGain  = 15;         % Receive gain (dB)
10 frameLen = 2048;     % Samples per frame
11 numFrames = 200;     % Number of frames to
   receive
12
13 %% Create Transmitter Object

```



```

14 tx = sdrtx('USRP_X310', ...
15     'CenterFrequency', fc, ...
16     'Gain', txGain, ...
17     'BasebandSampleRate', fs);
18
19 %% Create Receiver Object
20 rx = sdrxx('USRP_X310', ...
21     'CenterFrequency', fc, ...
22     'Gain', rxGain, ...
23     'BasebandSampleRate', fs, ...
24     'SamplesPerFrame', frameLen, ...
25     'OutputDataType', 'double');
26
27 %% Generate Baseband Transmit Frame (example
    : complex tone)
28 n = (0:frameLen-1).';
29 txFrame = exp(1j*2*pi*0.01*n); % simple
    complex exponential
30 txFrame = txFrame ./ max(abs(txFrame)); %
    normalize
31
32 %% Start Continuous Transmission on Hardware
33 transmitRepeat(tx, txFrame);
34 disp('Tx_is_continuously_replaying_the_
    baseband_frame...');
35
36 %% Continuous Reception Loop
37 for k = 1:numFrames
38     rxSig = rx();
39
40     % compute and display average received
        power
41     rxPower = mean(abs(rxSig).^2);
42     fprintf('Frame_%d: Rx_power_=%.3f\n', k
        , rxPower);
43 end
44
45 %% Stop Transmission and Release Hardware
46 release(tx);
47 release(rx);

```

DIFFICULTIES FACED

During the implementation of the baseband transmitter and receiver using the USRP X310 and MATLAB, several practical difficulties were encountered. These issues affected the signal levels, workflow efficiency, and flexibility of the software environment.

LOW TRANSMIT AND RECEIVE POWER

One of the main issues observed was that the received and transmitted signal powers were significantly lower than expected. Even after successful configuration of the center frequency and sample rate, the effective RF power at the receiver side remained low. This was primarily attributed to insufficient gain settings on the transmitter and receiver chains. As a result, the received signal-to-noise ratio (SNR) was

degraded, making it more difficult to reliably observe and process the transmitted waveform without further amplification or gain adjustment.

FREQUENT FPGA IMAGE RECONFIGURATION

Another notable difficulty was the frequent need to re-burn or reload the FPGA image on the USRP X310 from within MATLAB. In order to switch between different configurations or dependencies (e.g., different MATLAB support packages, UHD versions, or experimental setups), the image often had to be reconfigured using commands such as:

```

1 status = sdruload('Device','X310','IPAddress
    ','192.168.10.2');

```

This repeated image loading added considerable overhead to the workflow and increased setup time before each experiment, especially when the device was power-cycled or when changing between multiple test scenarios.

SCRIPTING SOFTWARE LIMITATIONS

Another major difficulty encountered was related to the MATLAB scripting environment itself. Since MATLAB does not natively support multithreading for System object execution, the entire transmit-receive chain runs as a single threaded process. This significantly limits real-time performance when handling high-rate streaming or processing-intensive algorithms. As a result, the CPU workload frequently became a bottleneck, restricting the maximum achievable sampling rates and the responsiveness of the system.

Additionally, the availability of detailed documentation and example resources specifically for the USRP X310 in MATLAB was limited. Most online support and open-source code repositories were focused on GNU Radio or UHD C++ workflows, making it difficult to troubleshoot MATLAB-specific integration issues. This lack of reference material and debugging guidance contributed to increased development time and experimentation overhead.

CHAPTER 9: PYTHON EXAMPLES

OFDM

IMPLEMENTATION

This section discusses some important code blocks and functions used in the implementation of OFDM in pySDR on a single Adalm Pluto device.

PILOT SYMBOL GENERATION

PILOT_SET()

Pilot Initialization

Casting Time: OFDM_mask, power_scaling

Range: Transmitter

Components: PyTorch

Duration: QPSK Pilots Only

```
1 def pilot_set(OFDM_mask, power_scaling=1.0):
2     ###S
3     # Define QPSK pilot values
4     pilot_values = torch.tensor([-0.7 - 0.7j,
5     -0.7 + 0.7j, 0.7 - 0.7j, 0.7 + 0.7j]) *
6     power_scaling
7
8     # Count the number of pilot elements in the
9     OFDM_block mask
10    num_pilots = OFDM_mask[OFDM_mask == 2].numel
11    ()
12
13    # Create and return a list of pilot values
14    repeated to match the number of pilots
15    return pilot_values.repeat(num_pilots // 4 +
16    1)[:num_pilots]
```

This code sets the pilots for QPSK modulation. In this OFDM implementation, every subcarrier is modulated by QPSK modulation. These pilots will later serve the purpose of timing synchronization and channel estimation.

OFDM FRAME GENERATION

CREATE_OFDM_DATA()

OFDM Frame Generator

Casting Time: None

Range: Transmitter

Components: IFFT, RE mapping, CP addition

Duration: Fixed FFT size and CP

```
1 def create_OFDM_data():
2     pdsch_bits, pdsch_symbols = create_payload(
3         OFDM_mask, Qm, mapping_table_Qm, power
4         =1) # create PDSCH data and modulate it
```

```
3 Modulated_TTI = RE_mapping(OFDM_mask,
4     pilot_symbols, pdsch_symbols,
5     plotOFDM_block=True) # map the PDSCH and
6     pilot symbols to the TTI
7 TD_TTI_IQ = IFFT(Modulated_TTI) # perform
8     the FFT
9 TX_Samples = CP_addition(TD_TTI_IQ, S,
10     FFT_size, CP) # add the CP
11 if use_sdr:
12     zeros = torch.zeros(leading_zeros, dtype
13         =TX_Samples.dtype) # create leading
14         zeros for estimating noise floor
15         power
16     TX_Samples = torch.cat((zeros,
17         TX_Samples), dim=0) # add leading
18         zeros to TX samples
19 return pdsch_bits, TX_Samples
20
21 pdsch_bits, TX_Samples = create_OFDM_data()
```

This code block generates the symbol frames for ofdm transmission. The bits are mapped to complex symbols by QPSK modulation through mapping table, where the function RE mapping, is used to allocate pilot and data symbols. After completing the mapping, the next step is to add cyclic prefix.

TRANSMISSION USING PLUTO SDR

After initialization and setting up the Pluto SDR, the next step is to transmit the ofdm frame.

RADIO_CHANNEL()

RF Transmission Interface

Casting Time: tx_signal, tx_gain, rx_gain, ch_SINR

Range: Transmitter-Receiver

Components: Pluto SDR / Channel Model

Duration: Cyclic Transmission Enabled

```
1 def radio_channel(use_sdr, tx_signal,
2     tx_gain, rx_gain, ch_SINR):
3     if use_sdr:
4         if randomize_tx_gain:
5             tx_gain = random.randint(tx_gain_lo,
6             tx_gain_hi)
7             # add random gain to the TX gain
8             SDR_1.SDR_gain_set(tx_gain, rx_gain)
9             # set the gains
10            print("TX_Gain:_", tx_gain, ",_RX_Gain:_"
11            ", rx_gain)
12            SDR_1.SDR_TX_send(SAMPLES=tx_signal,
13            max_scale=TX_Scale, cyclic=True)
14            # start transmitting the symbols in
15            cyclic mode
```



```

11     time.sleep(0.2)
12     # Transmit for 500ms longer
13     rx_signal = SDR_1.SDR_RX_receive(len(
14         tx_signal)*4)
15     # receive the signal with 4 times more
16     samples than the length of the
17     transmitted signal.
18     SDR_1.SDR_TX_stop()
19     # stop the transmission
20 else:
21     rx_signal, h =
22     apply_multipath_channel_dop(
23         tx_signal,
24         max_n_taps=n_taps,
25         max_delay=max_delay_spread,
26         random_start=True,
27         repeats=3,
28         SINR=ch_SINR,
29         leading_zeros=leading_zeros,
30         fc=SDR_TX_Frequency,
31         velocity=velocity,
32         fs=SampleRate,
33         randomize=False)
34     print(h)
35 return rx_signal
36
37 RX_Samples = radio_channel(use_sdr=use_sdr,
38     tx_signal = TX_Samples, tx_gain =
39     tx_gain, rx_gain = rx_gain, ch_SINR=
40     ch_SINR)

```

This code block transmits the desired symbols through pluto and receives the adequate amount of symbols. If cyclic = True, the SDR transmits indefinitely until the buffer is destroyed, we would want that condition, since we want to receive for multiple cycles and get the best possible result. It is worth noting to add a sleep time(within 1 sec) to let the SDR carry on with it's buffer synchronization and some hardware works, not adding this sleep would cause the code to fail and give incorrect results.

FRAME SYNCHRONIZATION

SYNC_IQ()

Frame Synchronization

Casting Time: tx_signal, rx_signal,
leading_zeros

Range: Receiver

Components: Cross-correlation

Duration: Known Transmitted Frame

```

1 def sync_iq(tx_signal, rx_signal,
2     leading_zeros, threshold_factor=6):
3     tx_len = tx_signal.numel()
4     rx_len = rx_signal.numel()
5     end_point = rx_len - tx_len
6     rx_signal = rx_signal[leading_zeros:
7         end_point]

```

```

6
7 corr_result_real = tFunc.convld(rx_signal.
8     real.view(1, 1, -1), tx_signal.real.view
9     (1, 1, -1)).view(-1)
10 corr_result_imag = tFunc.convld(rx_signal.
11     imag.view(1, 1, -1), tx_signal.imag.view
12     (1, 1, -1)).view(-1)
13 correlation = torch.complex(corr_result_real
14     , corr_result_imag).abs()
15
16 threshold = correlation.mean() *
17     threshold_factor
18
19 i_maxarg = torch.argmax(correlation).item()
20 + leading_zeros
21
22 # Find the first index where correlation
23 exceeds threshold
24 for i, value in enumerate(correlation):
25     if value > threshold:
26         sync_index = i
27         break
28 else:
29     sync_index = 0
30
31 return sync_index + leading_zeros, i_maxarg,
32     correlation, threshold

```

This function is used for frame synchronization. This method can only be used when you already know the transmitted frame, since there is no barker/preamble sequence used. The code finds cross correlation between iq samples of received and transmitted frames to find where the reception is starting. We have to set a particular threshold above which we know that the pilot signals have been detected. i.e this code block particularly points us to where the first preamble detection happens. So, after this detection, we would know where our symbols (i.e data symbols, pilot symbols within the blocks and cyclic prefixes) start. It is worth noting that, this is different from timing synchronization, this tells us where sampling indices inside an ofdm symbol/single carrier.

CYCLIC PREFIX REMOVAL

The next step is cyclic prefix (CP) removal. Once frame synchronization is completed and the start of each OFDM symbol is known, this step becomes straightforward. For every received OFDM symbol, we simply discard (or mask out) the first N_{CP} samples corresponding to the cyclic prefix and retain the following N_{FFT} samples, which contain the useful data portion of the symbol.

CHANNEL ESTIMATION AND EQUALIZATION

Since the wireless channel inherently introduces several distortions to the transmitted signal, such as attenuation, phase shift, multi path fading, and frequency-selective distortion, it is necessary to estimate and compensate for these anomalies at the receiver. This process is one of the most critical steps in a digital communication system.

$$Y[k] = H[k]X[k] + W[k], \quad (9.1)$$

Channel estimation refers to the process of estimating the unknown channel response $H[k]$. At pilot subcarriers, where the transmitted symbols $X_p[k]$ are known at the receiver, the channel is estimated using the least squares (LS) estimator as

$$\hat{H}_p[k] = \frac{Y_p[k]}{X_p[k]}. \quad (9.2)$$

This estimation cannot be performed on all subcarriers since the transmitted data symbols are unknown at the receiver. Therefore, pilot symbols are inserted at certain known subcarriers. The channel is first estimated at these pilot locations and then interpolated across the frequency axis to obtain the channel estimate over the entire frame.

Once the channel has been estimated, equalization is performed to recover the transmitted data symbols using

$$\hat{X}[k] = \frac{Y[k]}{\hat{H}[k]}. \quad (9.3)$$

In this implementation, linear interpolation is used to estimate the channel values between two pilot subcarriers. The interpolation is given by

$$\hat{H}(k) = \hat{H}(k_1) + \frac{\hat{H}(k_2) - \hat{H}(k_1)}{k_2 - k_1}(k - k_1) \quad (9.4)$$

where k_1 and k_2 denote two adjacent pilot subcarrier indices.

Once this step is done, we need to remove the guard bands from the received signal, later we perform zero forcing which is the equalization step. After estimating the channel frequency response, the effect of the wireless channel must be removed from the received signal in order to recover the transmitted data symbols. This process is known as *equalization*. In this work, Zero-Forcing (ZF) equalization is employed.

$$Y[k] = H[k]X[k] + W[k], \quad (9.5)$$

The Zero-Forcing equalizer compensates for the channel by directly inverting the estimated channel response. The transmitted symbol is recovered as

$$\hat{X}[k] = \frac{Y[k]}{\hat{H}[k]} \quad (9.6)$$

The estimated channel can be represented in polar form as

$$\hat{H}[k] = |\hat{H}[k]| e^{j\angle \hat{H}[k]}. \quad (9.7)$$

Using this representation, the ZF equalization can also be expressed as

$$\hat{X}[k] = \frac{Y[k]}{|\hat{H}[k]|} e^{-j\angle \hat{H}[k]} \quad (9.8)$$

Since the channel phase may contain discontinuities due to phase wrapping in the range $[-\pi, \pi]$, phase unwrapping is applied prior to phase compensation to ensure smooth phase correction across the subcarriers.

$$\hat{X}[n, k] = \frac{Y[n, k]}{\hat{H}[k]}, \quad n = 0, 1, \dots, S-1, \quad k = 0, 1, \dots, F-1, \quad (9.9)$$

The output of the ZF equalizer produces constellation points that are ideally clustered around their original QAM symbol locations, thereby enabling accurate symbol detection and demodulation.

DEMAPPING STEP AND BER CALCULATION

Once the channel estimation, guard band removal, equalization is completed, we can now extract the data symbols from the frame using a demapping function. Which maps the complex symbols into data. And this is the final step of the OFDM communication pipeline.

IMPORTANT NOTES

- This code only works for the offline setup, i.e. requires the knowledge of transmitted symbols, since we use these to complete frame synchronization.
- In any case, when ever running transmitter and receiver together, it is suggested to introduce a sleep time (in order of 1 second) so that you let the hardware synchronize.
- Since the original code contained some errors, we tried to change as much as possible and suggest the readers to change the errors try to implement an online version of the code though this involves making significant changes to the source code, we tried and failed

to do so. Some of the things we tried are as follows:

- For the real-time implementation, the initial idea was to remove buffer-destruction steps and enable continuous transmission with live plotting. This was later replaced by a buffer-wise processing approach that applied the same offline pipeline sequentially to each buffer. PyQt was initially considered for real-time visualization but was dropped due to its complexity, and Matplotlib was used instead. Since Matplotlib is blocking by default, interactive mode using `plt.ion()` was required for non-blocking visualization.
- Once real-time spectral visualization was achieved, synchronization on a per-buffer basis became the next challenge. A workaround involving zero-padding before each buffer was tested, wherein correlation was computed only on the valid samples. While this worked for the first buffer with an SINR of 15–20 dB, all subsequent buffers failed, with the SINR dropping to zero, demonstrating the impracticality of this approach.

CHAPTER 10: MULTITHREADING ON SDR USING PYTHON

CONCURRENCY MATTERS

Software-defined radio hardware operates continuously and independently of host software execution. Samples arrive at the receiver at a fixed rate, and the transmitter consumes samples at a fixed rate once enabled. Any software interface interacting with such hardware must therefore service transmit and receive paths reliably and with minimal interruption.

When transmit generation, receive handling, and signal processing are all executed in software, a fundamental challenge arises: software execution is discrete and scheduled, while RF streaming is continuous. Concurrency mechanisms are introduced not to reduce latency, but to ensure that no part of the streaming pipeline is starved while other tasks execute.

MATLAB LIMITATIONS

MATLAB executes user code in a single-threaded manner. Although certain internal routines may leverage multi-core hardware, user scripts and functions execute sequentially on a single execution thread. As a result, transmit and receive operations cannot be serviced concurrently by user code.

When a MATLAB script calls `rx()`, control remains within that call until the requested samples are returned. While MATLAB is processing received data or generating a new transmit waveform, it is not servicing the opposite data path. Any tolerance to this interruption is provided solely by the buffering hierarchy discussed in the previous chapters.

These issues cannot be resolved through MATLAB language constructs alone.

PYTHON EXECUTION MODEL

Python, unlike MATLAB, provides explicit support for multithreading through its standard library. This enables a different programming style when interacting with SDR hardware.

However, Python introduces its own constraint: the Global Interpreter Lock (GIL). The GIL ensures that only one Python thread executes

Python bytecode at a time. As a result:

- CPU-bound Python code does not execute in parallel
- But, I/O-bound operations *can* overlap in time

PYTHON THREADING FOR SDR

Most SDR I/O operations—such as USB transfers, DMA reads, or calls into `libiio`—block while waiting for hardware or kernel services. During these periods, the Python interpreter releases the GIL. This allows other threads to run.

Consequently, Python threading is effective for SDR applications because:

- RX threads can block on incoming samples without consuming CPU
- TX threads can independently generate or push samples
- Processing threads can operate whenever data is available

Although Python threads do not improve computational throughput, they allow independent servicing of TX and RX pipelines, reducing the likelihood of buffer starvation.

TYPICAL THREADED SDR ARCHITECTURE IN PYTHON

A common and effective structure uses three logical threads:

- **RX thread:** continuously retrieves samples and places them into a queue
- **Processing thread:** consumes samples from the RX queue and performs signal processing
- **TX thread:** generates or updates transmit samples and pushes them to the hardware

Communication between threads is handled using thread-safe queues. This decouples the timing of I/O from computation:

- If processing slows down, RX samples accumulate in memory buffers
- If processing speeds up, RX samples are consumed more quickly
- TX operation proceeds independently, subject to its own buffering constraints

This architecture directly mirrors the hardware buffer hierarchy at the software level.

THREADS VS. PROCESSES

For computationally intensive signal processing, Python threads may become a bottleneck due to the GIL. In such cases, Python processes (multiprocessing) can be used to achieve true CPU parallelism.

However, processes introduce additional overhead due to inter-process communication and data copying. For high-rate SDR data streams, careful design is required to avoid replacing one bottleneck with another.

A common compromise is:

- Threads for I/O-bound tasks (TX and RX streaming)
- Processes for compute-heavy tasks (decoding, estimation, classification)

BONUS: ADVANCED CONCURRENCY

The material so far focuses on threading as a practical tool for keeping SDR data streams serviced reliably. This section briefly introduces more advanced concepts for readers who wish to explore the limits of concurrency, latency, and determinism in SDR systems.

BACKPRESSURE AND FLOW CONTROL

In threaded SDR applications, it is common for one stage to operate slower than another. For example, processing may lag behind reception, causing RX queues to grow.

This situation introduces the concept of **backpressure**: a downstream component signaling to upstream components to slow down or pause. In most Python-based SDR systems, backpressure is implicit rather than explicit:

- RX queues grow until memory pressure increases
- TX updates are delayed rather than precisely scheduled

Understanding where backpressure exists: hardware buffers, software queues, or OS-managed resources—is essential when diagnosing instability in long-running SDR experiments.

QUEUE SIZING AND MEMORY TRADE-OFFS

Thread-safe queues decouple timing but consume memory. Large queues improve tolerance to processing delays but increase

latency and memory footprint. Small queues reduce latency but increase the likelihood of overflow or dropped samples.

There is no universally optimal queue size. You should ideally choose queue depths based on:

- Sample rate
- Worst-case processing time
- Acceptable end-to-end latency

TIMING VISIBILITY AND ILLUSIONS OF SYNCHRONIZATION

Threading often creates an illusion of simultaneity: RX data is being acquired “while” TX updates occur. In reality, all host-level operations remain decoupled from the RF clock by multiple buffering stages.

THREAD FAILURES AND SILENT DEGRADATION

Threaded SDR programs often fail silently. A stalled RX thread may block indefinitely without raising an exception. A TX thread may continue transmitting stale data indefinitely.

You should

- Monitor queue occupancy
- Check for stalled threads
- Explicitly log underrun/overrun indicators

Without such instrumentation, apparent signal anomalies may be incorrectly attributed to RF effects rather than software failure modes.

Concurrency bugs are rarely loud.

EXAMPLE: THREADED TX/RX WITH QUEUES

The following example shows you the general method to use threads in python. It uses separate threads for receive, processing, and transmit paths, connected through thread-safe queues. This code is not supposed to work, but is aimed to help you write your own program

```
1 import threading
2 import queue
3 import numpy as np
4 import adi
5 import time
6
7 # Create SDR object
8 sdr = adi.Pluto("ip:192.168.2.1")
9 sdr.sample_rate = int(1e6)
10 sdr.rx_rf_bandwidth = int(1e6)
11 sdr.tx_rf_bandwidth = int(1e6)
12 sdr.rx_lo = int(2.4e9)
13 sdr.tx_lo = int(2.4e9)
```



```

14
15 # Thread-safe queues
16 rx_queue = queue.Queue(maxsize=50)
17 tx_queue = queue.Queue(maxsize=20)
18
19 running = True
20
21 def rx_thread():
22     while running:
23         samples = sdr.rx()
24         try:
25             rx_queue.put(samples, timeout
26                             =0.1)
27         except queue.Full:
28             # RX backpressure
29             pass
30
31 def processing_thread():
32     while running:
33         try:
34             rx_samples = rx_queue.get(timeout=0.1)
35         except queue.Empty:
36             continue
37
38         # Simulate signal processing
39         time.sleep(0.01)
40         # 10 ms processing delay
41
42         # Generate new TX waveform based on RX
43         tx_samples = np.exp(2j * np.pi * 100e3 *
44                             np.arange(len(rx_samples)) /
45                             sdr.sample_rate)
46         tx_samples *= 2**14
47
48         try:
49             tx_queue.put(tx_samples, timeout=0.1)
50         except queue.Full:
51             pass
52
53 def tx_thread():
54     while running:
55         try:
56             tx_samples = tx_queue.get(timeout
57                                     =0.1)
58             sdr.tx(tx_samples)
59         except queue.Empty:
60             pass
61
62 # Launch threads
63 threads = [
64     threading.Thread(target=rx_thread,
65                     daemon=True),
66     threading.Thread(target=
67                     processing_thread, daemon=True),
68     threading.Thread(target=tx_thread,
69                     daemon=True),
70 ]
71 for t in threads:
72     t.start()
73
74 # Run for a fixed time
75 time.sleep(10)
76 running = False

```

What This Example Demonstrates.

- RX, processing, and TX are serviced independently
- Slow processing does not immediately stop RX
- TX continues even if RX momentarily stalls
- Buffers (queues) absorb timing variation

The example does *not* guarantee deterministic timing. Transmit updates occur whenever buffers and scheduling allow, not at precisely defined instants relative to RX events.

EXERCISES

The questions are designed to force reasoning about system behavior rather than produce a single correct answer.

EXERCISE 1: ILLUSION OF PARALLELISM

Design a Python program with separate RX and TX threads. Measure:

- Average RX throughput
- TX buffer refill interval

Now insert a CPU-heavy operation in the processing thread. What happens to the throughput.

EXERCISE 2: QUEUE DEPTH EXPERIMENT

Implement a threaded RX pipeline with a bounded queue. Repeat the experiment with three queue sizes:

- Very small (a few frames)
- Moderate (hundreds of frames)
- Very large (thousands of frames)

For each case, observe latency, memory usage, and failure modes under artificial processing delays.

EXERCISE 3: DETECTING SILENT FAILURE

Modify a threaded SDR application so that the RX thread intentionally stops without notifying the TX or processing threads. Devise a method to detect this condition automatically using only timing, counters, or queue statistics.

What does this exercise suggest about the importance of explicit health checks in SDR software?

If a system only works when everything is fast, it is not concurrent—it is precarious.

APPENDIX A: PLUTO SDR HARDWARE SPECIFICATIONS

THE ADALM-PLUTO (PLUTO SDR) is an active learning module designed by Analog Devices for hands-on exploration of software-defined radio, RF, and wireless communications. This appendix provides comprehensive hardware specifications and configuration details essential for working with the platform.

CORE HARDWARE SPECIFICATIONS

RF TRANSCEIVER: AD9361

At the heart of the PlutoSDR is the AD9361 integrated RF Agile Transceiver, providing full-duplex operation with exceptional flexibility.

AD9361 KEY SPECIFICATIONS

Parameter	Specification
Frequency Range	325 MHz to 3.8 GHz (default)
Extended Range	70 MHz to 6.0 GHz (unofficial)
Channel Bandwidth	200 kHz to 56 MHz
Sample Rate	2.083333 MSPS to 61.44 MSPS
ADC Resolution	12-bit
DAC Resolution	12-bit
Receive Channels	2 (1 active by default)
Transmit Channels	2 (1 active by default)

FREQUENCY RANGE NOTE

The official specification limits operation to 325 MHz - 3.8 GHz. However, the AD9361 chip itself supports 70 MHz - 6 GHz. Extended range operation can be enabled through firmware modifications but is not guaranteed by Analog Devices and may have reduced performance outside the specified range.

PROCESSING AND MEMORY

SYSTEM COMPONENTS

Component	Specification
Main Processor	Xilinx Zynq Z-7010 SoC
ARM Core	Dual-core ARM Cortex-A9 @ 800 MHz
FPGA Fabric	Artix-7
DDR3 RAM	512 MB
Flash Storage	32 MB (quad SPI)

POWER OUTPUT WARNING

The PlutoSDR's maximum output power is approximately 7 dBm into 50Ω. For applications requiring higher power, use an external RF power amplifier. Always ensure proper attenuation when connecting TX output directly to sensitive receivers to avoid damage. Although digital attenuation ranges to 0 dB, the on-board RF chain typically delivers +5 to +7 dBm maximum output power into 50 Ω

PHYSICAL CHARACTERISTICS

PHYSICAL SPECIFICATIONS

Parameter	Value
Dimensions	69mm × 30mm × 8mm
Weight	Approximately 10 grams
Power Consumption	2W typical, 5V via USB
Operating Temp	0°C to 70°C
RF Connectors	2× SMA female (TX and RX)
Host Interface	USB 2.0 OTG (480 Mbps)

RF PERFORMANCE CHARACTERISTICS

RECEIVER PERFORMANCE

RX SPECIFICATIONS

Parameter	Typical Value
Noise Figure	<4 dB @ max gain
Gain Range	0 to 76 dB (1 dB steps)
Input Power Range	-90 dBm to 0 dBm
DC Offset	<10 LSB
RX Input Impedance	50Ω

TRANSMITTER PERFORMANCE

TX SPECIFICATIONS

Parameter	Typical Value
Output Power	-89 dB to 0 dB (adjustable)
TX Output Impedance	50Ω
EVM	<3% @ max power

MATLAB SETUP (WINDOWS / MACOS)

This section describes the installation and configuration procedure for using the PlutoSDR with MATLAB on Windows and macOS systems. The workflow is identical across platforms, with minor differences in driver installation and device recognition.

REQUIRED MATLAB COMPONENTS

To interface with the PlutoSDR, the following MATLAB components are required:

REQUIRED SOFTWARE

Component	Notes
MATLAB	R2019a or later
Communications Toolbox	Mandatory for SDR support
PlutoSDR Support Package	Vendor-specific hardware support
USB Drivers	Platform-specific (automatic on macOS)

Earlier MATLAB versions may function but can exhibit instability at higher sample rates or during long continuous streaming sessions.

INSTALLING THE PLUTO SDR SUPPORT PACKAGE

The PlutoSDR interface is provided through the *Communications Toolbox Support Package for Analog Devices ADALM-PLUTO Radio*.

```
1 % Launch support package installer
2 supportPackageInstaller
```

In the installer:

1. Select **Communications Toolbox Support Package for Analog Devices ADALM-PLUTO Radio**
2. Follow the on-screen installation steps
3. Restart MATLAB after installation completes

MATLAB automatically installs all required backend interface binaries during this process.

WINDOWS-SPECIFIC SETUP

On Windows systems, the PlutoSDR is seen as a composite USB device and requires a kernel-mode driver.

WINDOWS DRIVER INSTALLATION

MATLAB installs the required driver automatically as part of the support package. If the device is not recognized, verify that the PlutoSDR appears under `libusb-based USB devices` or `USB Devices` in Device Manager.

Common Windows Issues:

- USB driver conflicts with older SDR software
- Insufficient USB controller bandwidth (use a native USB port, not a hub)
- Power management suspending the USB device

Disabling USB selective suspend in Windows Power Options is recommended for long streaming sessions.

MACOS-SPECIFIC SETUP

macOS systems do not require manual driver installation. The PlutoSDR uses a user-space USB driver provided by MATLAB.

MACOS PERMISSIONS

On first use, macOS may request permission for MATLAB to access removable devices or network interfaces. These permissions must be granted for proper operation.

Apple Silicon (M-series) Notes:

- MATLAB must run natively (Arm64) or under Rosetta consistently
- USB throughput is generally reliable but sensitive to background load
- High-sample-rate continuous streaming benefits from closing other USB-heavy applications

VERIFYING PLUTO SDR DETECTION

After installation, verify that MATLAB detects the PlutoSDR:

```
>> sdrinfo('Pluto')
```

A valid response lists device serial number, firmware version, and connection status. Absence of output indicates a driver or connection issue.

FIRMWARE VERSION COMPATIBILITY

MATLAB expects a PlutoSDR firmware version compatible with the installed support package.

FIRMWARE CONSIDERATIONS

Aspect	Recommendation
Factory Firmware	Works with most MATLAB versions
Custom Firmware	Must retain IIO and MATLAB compatibility
Frequency Extensions	Supported by MATLAB but not guaranteed

Firmware updates can be performed via the PlutoSDR web interface at <http://192.168.2.1>. After updating firmware, power-cycle the device before reconnecting to MATLAB.

BASIC CONNECTION TEST

A minimal end-to-end functional test:

```
1 % Create transmit object
2 tx = sdrtx('Pluto');
3 tx.CenterFrequency = 1e9;
4 tx.BasebandSampleRate = 1e6;
5 tx.Gain = -20;
6
7 % Generate a complex baseband tone
8 Ns = 1024;
```



```

9  fTone = 50e3;
10 t = (0:Ns-1).' / tx.BasebandSampleRate;
11
12 txData = exp(1j * 2 * pi * fTone * t);
13
14 % Create receiver object
15 rx = sdrx('Pluto');
16 rx.CenterFrequency = 1e9;
17 rx.BasebandSampleRate = 1e6;
18 rx.SamplesPerFrame = Ns;
19 rx.GainSource = 'Manual';
20 rx.Gain = 20;
21
22 % Transmit one frame
23 tx(txData);
24
25 % Receive samples
26 rxData = rx();
27
28 % Plot transmitted and received signals
29 figure;
30 subplot(2,1,1);
31 plot(real(txData));
32 title('Transmitted_Signal_(Real_Part)');
33 xlabel('Sample_Index');
34 ylabel('Amplitude');
35 grid on;
36
37 subplot(2,1,2);
38 plot(real(rxData));
39 title('Received_Signal_(Real_Part)');
40 xlabel('Sample_Index');
41 ylabel('Amplitude');
42 grid on;
43
44 % Release hardware
45 release(rx);
46 release(tx);

```

Successful execution without errors confirms proper installation, driver functionality, and USB communication.

RECOMMENDED MATLAB SETTINGS

For reliable operation:

RECOMMENDED SETTINGS

Setting	Recommendation
Sample Rate	≤ 4 MSPS (full duplex)
Data Type	int16 for streaming
USB Cable	Short, shielded USB 2.0 cable
Power Source	Direct host USB port

For extended recording or real-time applications, preallocate all memory buffers and avoid dynamic object reconfiguration inside processing loops.

TROUBLESHOOTING CHECKLIST

- Ensure PlutoSDR is not assigned to another application

- Verify IP connectivity at 192.168.2.1
- Restart MATLAB after connecting the device
- Power-cycle the PlutoSDR if USB enumeration fails

Most MATLAB-PlutoSDR issues originate from USB bandwidth limitations or driver conflicts rather than RF configuration errors. Always validate connectivity with a minimal receiver test before attempting complex signal processing pipelines.

PYSDR SETUP ON LINUX

Important Installation Instructions:

The installation of all required libraries, software, and firmware **must be performed strictly through the official documentation** available at:

<https://pysdr.org/content/pluto.html#>

It is **mandatory** to execute the commands provided on the official webpage **exactly in the specified order and one command at a time**. Skipping steps, altering the order, or executing multiple commands simultaneously may lead to installation failures or unstable system behavior.

Furthermore, it is **strongly recommended** to perform the entire setup inside a **dedicated Python virtual environment** rather than using the global Python installation. This helps prevent dependency conflicts and ensures a clean, reproducible setup.

After completing the setup, it is **mandatory to verify the correctness of the installation** by executing the **test examples provided on the official PySDR webpage**. These tests must be performed for:

- the **transmitter**,
- the **receiver**, and
- the **simultaneous operation of both transmitter and receiver**.

Successful execution of all the above tests confirms the proper functioning of the software, firmware, and hardware interfaces.

After this step, we also suggest giving a good read to the examples on synchronization provided at pysdr.org. These examples give the reader a very good understanding of important topics in communication systems.

PYTHON DRIVER INSTALLATION AND CONFIGURATION

This section describes the installation and configuration of PlutoSDR drivers for Python across Windows, Linux, and macOS platforms. The recommended approach uses Miniconda-based virtual environments to ensure reproducibility and avoid dependency conflicts.

PREREQUISITES

Before proceeding, ensure familiarity with basic Python programming, digital signal processing concepts, and command-line usage. The PlutoSDR must be physically connected via USB and recognized by the operating system.

CROSS-PLATFORM INSTALLATION GUIDANCE

General installation guidance applicable to all platforms is maintained by Analog Devices:

```
1 https://wiki.analog.com/sdrseminars
```

This resource contains platform-specific driver requirements, troubleshooting steps, and supported software versions.

RECOMMENDED INSTALLATION FOR WINDOWS

The following procedure provides a reliable installation path for Windows users using Miniconda for environment management.

INSTALL MINICONDA

Download and install Miniconda from the official Anaconda distribution:

```
1 https://www.anaconda.com/docs/getting-started/miniconda/install
```

Miniconda provides a minimal Python distribution with the `conda` package manager, suitable for isolated environments.

CREATE AND ACTIVATE A VIRTUAL ENVIRONMENT

Open Command Prompt or PowerShell and execute:

```
1 conda create -n pluto python=3.10
2 conda activate pluto
```

Python 3.10 is recommended for compatibility with current `pyadi-iio` releases.

INSTALL PYADI-IIO

With the environment active, install the Analog Devices Python interface:

```
1 pip install pyadi-iio
```

This installs the `adi` module used to interface with the PlutoSDR.

VERIFY INSTALLATION

Create a test script `pluto_test.py`:

```
1 import numpy as np
2 import adi
3
4 sample_rate = 1e6
5 center_freq = 915e6
6
7 sdr = adi.Pluto("ip:192.168.2.1")
8 sdr.sample_rate = int(sample_rate)
9 sdr.tx_rf_bandwidth = int(sample_rate)
10 sdr.tx_lo = int(center_freq)
11 sdr.tx_hardwaregain_chan0 = -50
12
13 N = 10000
14 t = np.arange(N) / sample_rate
15 samples = 0.5 * np.exp(2j * np.pi * 100e3 *
16 t)
17 samples *= 2**14
18
19 for _ in range(100):
20     sdr.tx(samples)
```

Run:

```
1 python pluto_test.py
```

Successful execution indicates correct installation and connectivity.

COMMON ISSUES

If you encounter `ModuleNotFoundError: No module named 'adi'`, verify that the Conda environment is active and `pyadi-iio` is installed within it.

EXTENDED TX/RX TEST

Example TX/RX scripts are available at:

```
1 https://pysdr.org/content/pluto.html
```

RX and TX hardware gains may require manual tuning for clean visualization.

FREQUENCY RANGE EXTENSION

By default, the PlutoSDR supports approximately 325 MHz to 3.8 GHz. The underlying RFIC is capable of operation from 70 MHz to 6 GHz, which can be unlocked through firmware configuration.

PERFORMANCE CONSIDERATIONS

Operation outside the official frequency range is not guaranteed. Performance degradation, increased phase noise, and instability may occur, particularly above 5 GHz.

CONFIGURATION PROCEDURE

VERIFY FIRMWARE VERSION

Firmware version 0.31 or newer is required:

```
1 https://wiki.analog.com/university/tools/  
pluto/users/firmware
```

ENABLE EXTENDED TUNING

SSH into the device:

```
1 ssh root@192.168.2.1
```

Run:

```
1 fw_setenv attr_name compatible  
2 fw_setenv attr_val ad9361  
3 reboot
```

After reboot, verify tuning outside the default range.

DUAL TRANSMIT AND RECEIVE CONFIGURATION (2TX/2RX)

The AD9361 supports two TX and two RX chains internally, though only one of each is routed externally on stock hardware.

HARDWARE MODIFICATION REQUIREMENTS

Full 2TX/2RX operation requires hardware modification:

```
1 https://wiki.analog.com/university/tools/  
pluto/hacking/hardware
```

Hardware modification voids warranty and carries risk. Proceed only if you have appropriate soldering experience.

FIRMWARE CONFIGURATION

Enable 2TX/2RX mode:

```
1 ssh root@192.168.2.1  
2 fw_setenv attr_name compatible  
3 fw_setenv attr_val ad9361  
4 fw_setenv mode 2r2t  
5 reboot
```

PYTHON CONFIGURATION EXAMPLE

```
1 import numpy as np  
2 import adi  
3  
4 sdr = adi.ad9361("ip:192.168.2.1")  
5 sdr.sample_rate = int(2e6)  
6  
7 sdr.tx_lo = int(2.4e9)  
8 sdr.tx_enabled_channels = [0, 1]  
9 sdr.tx_hardwaregain_chan0 = -30  
10 sdr.tx_hardwaregain_chan1 = -30  
11  
12 sdr.rx_lo = int(2.4e9)  
13 sdr.rx_enabled_channels = [0, 1]  
14 sdr.rx_hardwaregain_chan0 = 20  
15 sdr.rx_hardwaregain_chan1 = 20  
16  
17 N = 1024  
18 t = np.arange(N) / sdr.sample_rate  
19 tx0 = np.exp(2j * np.pi * 100e3 * t) * 2**14  
20 tx1 = np.exp(2j * np.pi * 200e3 * t) * 2**14  
21  
22 sdr.tx([tx0, tx1])  
23 rx_data = sdr.rx()
```

MATLAB CONFIGURATION SUMMARY

MATLAB requires the Analog Devices Transceiver Toolbox and the AD9361 system object:

```
1 tx = adi.AD9361.Tx('uri','ip:192.168.2.1');  
2 tx.EnabledChannels = [1,2];  
3  
4 rx = adi.AD9361.Rx('uri','ip:192.168.2.1');  
5 rx.EnabledChannels = [1,2];
```

REFERENCE IMPLEMENTATIONS

SELECTED RESOURCES

Topic	Resource
2TX/2RX Setup	YouTube
Phased Arrays	Jon Kraft GitHub
ADI Python Examples	GitHub

SYSTEM LIMITATIONS USB INTERFACE BANDWIDTH

The PlutoSDR uses USB 2.0 (480 Mbps theoretical), which imposes practical limitations on sustained data rates.

USB BANDWIDTH REALITY

While USB 2.0 provides 480 Mbps theoretical bandwidth, real-world performance is typically limited to 30-35 MB/s (240-280 Mbps) due to protocol overhead. For IQ data (16-bit I + 16-bit Q = 4 bytes per sample), this limits sustained sample rates to approximately 4-5 MSPS in each

direction simultaneously.

PRACTICAL DATA RATE LIMITS

Configuration	Maximum Sustained Rate
RX Only (1T0R)	8 MSPS
TX Only (0T1R)	8 MSPS
Full Duplex (1T1R)	4 MSPS per path while switching TX buffers

SAMPLE RATE CONSIDERATIONS

SAMPLE RATE GUIDELINES

Rate Range	Characteristics
2.084 - 4 MSPS	Full duplex, no USB bottleneck
4 - 8 MSPS	May drop samples in full duplex
8 - 20 MSPS	RX or TX only, buffering required
20 - 61.44 MSPS	Intermittent operation, not sustained

For reliable continuous operation without dropped samples or buffer overruns, limit your sample rate to 4 MSPS or less when operating in full-duplex mode. Higher rates can be achieved in half-duplex or with careful buffer management and may require reducing processing overhead on the host computer.

FREQUENCY AND BANDWIDTH LIMITS

RF CONFIGURATION LIMITS

Parameter	Minimum	Maximum
Center Frequency	70 MHz*	6000 MHz*
RF Bandwidth	200 kHz	56 MHz
Sample Rate	2.083333 MSPS	61.44 MSPS

MEMORY AND PROCESSING CONSTRAINTS

SYSTEM RESOURCES

Resource	Limitation
DDR3 RAM	512 MB (shared with Linux OS)
Available RAM	200-300 MB for buffers
Flash Storage	32 MB (firmware and config)
ARM Processing	Limited DSP capability
FPGA Resources	Pre-configured, not user-accessible

EXTENDED FREQUENCY RANGE

*The officially supported frequency range is 325 MHz to 3.8 GHz. Operation from 70 MHz to 6 GHz is possible but not guaranteed. Performance degrades outside the official range, particularly below 300 MHz and above 4 GHz. Always verify performance for your specific application and frequency.

The PlutoSDR is designed primarily as an RF front-end, not a standalone signal processing platform. Heavy DSP operations should be performed on the host computer, not on the Zynq processor.

NETWORK AND CONNECTIVITY

CONNECTION MODES

CONNECTIVITY OPTIONS

Mode	Description
USB Device	Default mode, PlutoSDR as USB peripheral
USB Host	PlutoSDR acts as host (requires OTG adapter)
Ethernet	USB-Ethernet bridge (192.168.2.1)
Mass Storage	Configuration file access
Serial Console	UART access for debugging

IP CONFIGURATION

When connected via USB, the PlutoSDR creates a virtual Ethernet interface:

```
1 # Default PlutoSDR IP address
2 192.168.2.1
3
4 # Default host computer IP (assigned
   automatically)
5 192.168.3.1
6
7 # Access web interface
8 http://192.168.2.1
9
10 # Screen (tested / works)
11 sudo screen /dev/tty__ 115200
12
13 # SSH access (also works)
14 ssh root@192.168.2.1
15 # Default password: analog
```

REGULATORY AND SAFETY

We only put this because we are obligated to, legally. Really, nothing to be concerned about unless you are actively trying to do damage. (But it is useless by itself, for almost all illegal activities other than GPS spoofing, but you signed a contract, which holds you liable so, upto you)

The ADALM-PLUTO is an educational development tool intended for laboratory and learning environments. It is NOT certified for commercial transmission in any regulated spectrum. Users are responsible for ensuring compliance

with local regulations when transmitting RF signals. In many jurisdictions, transmitting on licensed frequencies without authorization is illegal.

QUICK REFERENCE SUMMARY

PLUTOSDR AT A GLANCE

Specification	Value
RF IC	AD9361 Agile Transceiver
Frequency Range	325 MHz - 3.8 GHz (70 MHz - 6 GHz extended)
Channels	1T1R (expandable to 2T2R)
Sample Rate	2.083 - 61.44 MSPS
Bandwidth	200 kHz - 56 MHz
Interface	USB 2.0 (480 Mbps)
Sustained Rate	4 MSPS full duplex
Processor	Zynq Z-7010 (Dual ARM + FPGA)
Memory	512 MB DDR3
Connectors	2x SMA (RX/TX)
Power	5V USB, 2W typical

APPENDIX B: BEAMFORMING

INTRODUCING BEAMFORMING

In modern RADAR and communication systems, **beamforming** is a key technique used to direct the reception or transmission of signals in specific spatial directions. The ability to estimate the **Angle of Arrival (AoA)** of a received signal enables systems to locate and track active sources or targets.

We now present the implementation of **monopulse beamforming** using an **ADALM-Pluto Software Defined Radio (SDR)**. The system transmits a known reference tone, receives it through a two-element antenna array, and estimates the AoA of an active target based on the **phase difference** between received signals.

DIGITAL BEAMFORMING CONCEPT OVERVIEW

Digital Beamforming (DBF) is a signal processing technique in which the signals received by multiple antenna elements are digitized and combined in the *digital domain* using complex weighting coefficients. By adjusting these weights, the system can electronically steer the main beam toward a desired direction or place nulls toward unwanted sources — all without physically moving the antennas.

Unlike analog beamforming, which relies on hardware-based phase shifters and combiners, digital beamforming performs all spatial filtering and steering in software, offering high flexibility, adaptability, and precision.

MATHEMATICAL MODEL

Consider an array of N antenna elements receiving a narrowband signal $s(t)$ arriving from direction θ . The received signal vector can be expressed as:

$$\mathbf{x}(t) = s(t)\mathbf{a}(\theta) + \mathbf{n}(t) \quad (\text{B.1})$$

where:

- $\mathbf{a}(\theta)$ is the *steering vector*, which represents the phase progression across antennas for a signal from direction θ ,
 - $\mathbf{n}(t)$ is the noise vector.
- For two receivers with inter-element spacing d ,

the steering vector is given by:

$$\mathbf{a}(\theta) = \begin{bmatrix} 1 \\ e^{-j\frac{2\pi d}{\lambda} \sin(\theta)} \end{bmatrix} \quad (\text{B.2})$$

The beamformer output is obtained by applying a complex weight vector \mathbf{w} :

$$y(t) = \mathbf{w}^H \mathbf{x}(t) \quad (\text{B.3})$$

BEAM STEERING

To steer the beam toward a desired angle θ_0 , the weights are typically chosen proportional to the steering vector:

$$\mathbf{w} = \mathbf{a}(\theta_0) \quad (\text{B.4})$$

This choice ensures that signals arriving from θ_0 add constructively across the array, maximizing gain in that direction while causing destructive interference in the other directions.

THEORY

ANGLE OF ARRIVAL CALCULATION

If two antennas receive a plane wave at slightly different phases due to path delay, the phase difference $\Delta\phi$ can be used to compute the angle of arrival θ :

$$\Delta\phi = \frac{2\pi d \sin \theta}{\lambda} \quad (\text{B.5})$$

- f — carrier frequency (Hz),
- d — antenna spacing (m),
- $\Delta\phi$ — measured phase difference (radians).

Hence:

$$\theta = \arcsin \left(\frac{c \Delta\phi}{2\pi f d} \right) \quad (\text{B.6})$$

Here we consider the received signals to be parallel rather than circular, hinting that we need to place the active transmitter very far away from the receiver antennas.

We place the received antennas at a distance of $\frac{\lambda}{2}$ of the carrier frequency to avoid antenna interference.

MONOPULSE TECHNIQUE

Monopulse beamforming combines two signals to form sum and difference channels:

$$\Sigma = R_1 + R_2 \quad (\text{B.7})$$

$$\Delta = R_1 - R_2 \quad (\text{B.8})$$

The **sum channel** represents the total received power, while the **difference channel** captures

the angular error. The correlation between Σ and Δ provides the direction to steer the antenna array.

When the sum and the delta signals are represented in complex version and then we take correlation at then the delay is 0, it becomes inner product on further solving it turns to be a $\sin(\theta - \phi)$ as we use this for tracking we can make an assumption that is the difference is very small and small angle approximation is used.

θ : The original received phase difference

ϕ : The sweeping angle

The sign of the correlation tells us which direction to steer the sweep angle. When the beam is aligned with the target, $\Delta \approx 0$, indicating zero angle error.

PROOF - FREQUENCY DOMAIN CORRELATION

Let the observed signals at the two receivers be

$$x_0(t) = Ae^{j2\pi f_0 t}$$

$$x_1(t) = Ae^{j2\pi f_0 t} e^{j\phi}$$

where A is amplitude, f_0 is the signal frequency, and ϕ is the phase offset due to the signal's direction of arrival (DOA).

Apply a steering phase ϕ_{delay} to $x_1(t)$:

$$\Sigma(t) = x_0(t) + x_1(t)e^{j\phi_{\text{delay}}} = Ae^{j2\pi f_0 t} [1 + e^{j\epsilon}]$$

$$\Delta(t) = x_0(t) - x_1(t)e^{j\phi_{\text{delay}}} = Ae^{j2\pi f_0 t} [1 - e^{j\epsilon}]$$

$$\epsilon = \phi - \phi_{\text{delay}}$$

Perform a Fourier Transform of these signals:

$$S = \Sigma(f_0) = A[1 + e^{j\epsilon}]$$

$$D = \Delta(f_0) = A[1 - e^{j\epsilon}]$$

Compute the frequency domain correlation at the tone:

$$\begin{aligned} \text{Corr} &= S^* D = [A(1 + e^{j\epsilon})]^* \cdot [A(1 - e^{j\epsilon})] \\ &= A^2(1 + e^{-j\epsilon})(1 - e^{j\epsilon}) \\ &= A^2[1 - e^{j\epsilon} + e^{-j\epsilon} - e^{-j\epsilon}e^{j\epsilon}] \\ &= A^2[1 - e^{j\epsilon} + e^{-j\epsilon} - 1] \\ &= A^2[-e^{j\epsilon} + e^{-j\epsilon}] \\ &= -A^2[e^{j\epsilon} - e^{-j\epsilon}] \\ &= -A^2[2j \sin \epsilon] \\ &= -2jA^2 \sin(\epsilon) \end{aligned}$$

Thus, the correlation is purely imaginary, and the sign of its imaginary part reveals which direction to adjust the steering phase: - If $\sin(\epsilon) > 0$: Corr phase is -90° (steer phase down) - If $\sin(\epsilon) < 0$: Corr phase is $+90^\circ$ (steer phase up) .

PARSEVAL'S THEOREM

Parseval's theorem states that the total energy of a signal is preserved between time and frequency domains:

$$\sum_n x[n]y^*[n] = \frac{1}{N} \sum_k X[k]Y^*[k]$$

where $x[n]$ and $y[n]$ are discrete signals and $X[k]$, $Y[k]$ are their DFTs. The reason i have mentioned this is because we can do the exact same process with the time domain signals (we get the same function as above, although scaled but we only care about the sign) for steering the array.

ALGORITHM DESCRIPTION

STEP 1: SIGNAL TRANSMISSION

A complex sinusoidal signal (I/Q) is generated at 200 kHz:

$$x(t) = \cos(2\pi f_c t) + j \sin(2\pi f_c t) \quad (\text{B.9})$$

This is transmitted continuously through both channels. The gain of one channel is set to a very low value, we only need a single channel to transmit.

STEP 2: DATA ACQUISITION

Two receiver channels capture the incoming complex I/Q samples. Each channel corresponds to one antenna in the array. R_1 and R_2 respectively.

STEP 3: DIRECTION SCANNING (DOA ESTIMATION)

Phase shifts from -180° to $+180^\circ$ are applied to the second channel. The system computes the FFT-based power of the sum and difference signals. The phase delay that yields the highest sum power corresponds to the **direction of arrival**.

STEP 4: MONOPULSE TRACKING

Once the initial angle is found, a feedback loop continuously adjusts the delay phase based on the sign of monopulse correlation, enabling **real-time angle tracking**.

LIMITATIONS

- Requires precise antenna alignment and spacing.

- Multipath reflections can distort phase measurements. The original author recommends to use log periodic antennas for stable readings
- It has been observed that antenna alignment of active tx throws off the DOA estimation, making it extremely hard and inconsistent to capture fairly good runs.
- The estimates are fairly good for tx separation 5 times the antenna separation. Beyond this, although we are supposed to get good results theoretically(waves get more planar- more ideal), the performance becomes more inconsistent.

ADDITIONAL POINTS

1. In case you have the pysdr version of installation It is recommended to remove the PySDR installation, as the 2 TX-2 RX configuration does not run and gives segmentation faults (when the object `ad9361` is called). Follow the instructions given on the Analog Devices page and use Anaconda to install the `libiio` and `pyadi` packages on Windows to avoid faults. Note that this setup is optional and is only required if you want to verify the original codes on python. You can always switch to MATLAB to avoid the above setup, but it is recommended as the author uses `pyqt` for plotting, which is much faster to visualize and debug than conventional matlab plotter.
2. Additionally, the references used for our codes are listed below
Github repo of Jon Kraft
3. For the `pyqt` - Monopulse tracking code from the reference, make the following changes to the main block (issues due to update of `pyqt` package):


```

1 if __name__ == '__main__':
2     from pyqtgraph.Qt import QtWidgets
3     app = QtWidgets.QApplication.instance()
4     if app is None:
5         app = QtWidgets.QApplication([])
6     app.exec()
```
4. For the matlab version, you may use the code from my github(will be upladed soon)

CHIRP BASED IMPLEMENTATION FOR MONOPULSE TRACKING

If you have understood the theory of using sines from the above section well, you will understand

that for a linear chirp (linear as in linear in f-t domain), none of the equations change - except for the IQ components of the transmission signal. Again, you can refer to my github for the python implementation of this task. Take it as a challenge to do this on MATLAB (if you want your work cut short refer to my matlab implementation on python for normal sine signals, and just replace it with chirps) If you dont quite understand the theory of chirp, chirp based radar, refer to the video here.

CONCLUSION

For everything related to RADAR, use Jon Kraft's playlist for intuition on hardware implementation of an FMCW radar(uses chirps) and why a sole implementation on Pluto is not really good (due to poor target resolution). If you have followed all the steps till here you're pretty much good to go and explore other applications/tasks that might be possible on Pluto.

Credits to Jon Kraft for exploring a lot in these areas. Make sure to not remove the copyright from his codes if you plan on publishing or for other purposes.