```
counter_tmp<DC_Num_Of_Sets / en_flush=1,
                 / counter flush=counter tmp,
                                                                                                                                  hit=1 & CPU Re=1 &
                / en_cache_Tag=1,
                                                                                                             (CPU_Re_Comb=1 | CPU_Wr_Comb=1) & Extr_Stall=0
               / write_cache_Tag=1,
                                                (CPU_Re_comb=0 & CPU Wr comb=0)
                                                                                                                                      / en_cache_Tag=1,
               / en counter flush=1,
                                                                                                                                     / en_cache_Data="11...1"
                                                                       | Extr_Stall=1
              / ready_DCache=0
                                                                                         (CPU_Re_comb=1 | CPU_Wr_comb=1)
                                                                                                   & Extr Stall=0
                                   counter_tmp=DC_Num_Of_Sets
                                                                                                / en_cache_Tag=1,
/ en_cache_Data="11...1"
                                         /rst counter=0
 Reset=0
/ counter_flush=0
                                                                          Idle
                     Flush
                                                                                                                                    Comp_Tag
                                                                                            hit=1 & CPU Re=1 &
                                                                                   ((CPU_Re_Comb=0 & CPU_Wr_Comb=0)
                                                                                                | Extr_Stall=1)
                                                                                                                                     hit=0 & DirtBit DataO=1 &
                                                                                                                                     (CPU Re=1 | CPU Wr=1)
                                                        (CPU_Re_Comb=1 | CPU_Wr_Comb=1)
                                                                                                                                       / ready_DCache=0,
                                                                          & Extr_Stall=0
                                                                                                                                      / Mem_Acc_Finished=0,
                                                                  / en_cache_Tag=1,
                                                                                                                                      / en counter Mem=1,
                                                         / en_cache_Data="11...1"
                                                                                                                                      / Wr_DMem=1,
                                                                                                                                      WrBack=1
                                                                                          hit=1 & CPU Wr=1
                                                                                     / ready_DCache=0,
                                  (CPU Re Comb=0
                                                                                 / DirtBit Datal=1,
                                 & CPU_Wr_Comb=0)
                                                                             / en_cache_Data="...11...",
                                     | Extr_Stall=1
                                                                        / write cache Data="...11...",
                                                                      / en DirtBit=1
                                                                                                                                     Wr_Back
                                                                      counter_tmp=Num_DMem_Refer &
                                                                (CPU_Re_Comb=1 | CPU_Wr_Comb=1)
                                                                                                                            counter_tmp<Num_DMem_Refer-1
                          Upda_Cache
                                                                                                                                     / en counter Mem=1.
                                                                        & CPU_Wr=0 & Extr_Stall=0
                                                                                                                                     /Wr_DMem=1,
                                                                                 / en_cache_Tag=1,
                                                                                                                                    / WrBack=1,
                                                                         / en_cache_Data="11...1",
                                                                                                                                    / ready_DCache=0,
                                  counter_tmp=Num_DMem_Refer
                                                                                / rst_counter=0
                                                                                                                                   / Mem_Acc_Finished=0,
                                   & CPU Wr=1
                                                                                                                 & ready_DMem/=0 / counter_Mem_Wr=counter_tmp,
                                    / DirtBit_Datal=1,
                                                                                                                           / counter_Mem_Wr_data=counter_tmp,
                                     / en DirtBit=1,
                                                                                                                                  & ready_DMem=1 /
                                       / ready DCache=0,
                                                                                                                             / counter_Mem_Wr=counter_tmp+1,
                                                                                                 hit =0 & DirtBit DataO=0 &
                                                                                                                            / counter_Mem_Wr_data=counter_tmp+1
                                         / en cache Data="...11...",
                                                                                                (CPU Re=1 | CPU Wr=1)
                                           / write_cache_Data="...11...",
                                                                                               / en_counter_Mem=1,
                                                                                             / ready_DCache=0,
                                             / rst counter=0
                                                                                                                              counter tmp=Num DMem Refer-1
                                                                                            / Mem_Acc_Finished=0,
   counter tmp=Num DMem Refer &
                                                                                                                                & ready DMem=0 / WrBack=1,
                                                                                           / Re DMem=1
       CPU_Wr =0 & (Extr_Stall=1 |
                                                                                                                                / counter Mem Wr=counter tmp,
   (CPU_Re_Comb=0 & CPU_Wr_Comb=0))
                                                                                                                                        / Wr_DMem=1
              / rst_counter=0
                                                                           Read_Mem
                                                                                                   counter tmp=Num DMem Refer-1
                                                                                                    / Mem_Acc_Finished=0, ready_DCache=0,
                                                                                                    / counter Mem Wr data=counter tmp,
                                                                                                & ready_DMem=1 / Re_DMem=1,
                                                                                                    / en_counter_Mem=1, rst_counter=0,
                                                                                                    / DirtBit Datal=0, en DirtBit=1
                                                      counter_tmp=Num_DMem_Refer-1 / ready_DCache=0,
                                                                                      / en_counter_Mem=1,
                                                              & ready_DMem=1 / en_cache_Tag=1,
                                                                         / write_cache_Tag=1,
                                                                        / en_cache_Data="11...1",
                                                                        / write_cache_Data="...11...",
                                                              & ready DMem=0 / Re DMem=1,
                                                                       / counter_Mem_Re=counter_tmp,
                                                                      / Mem Acc Finished=0.
                                                     counter tmp<Num DMem Refer-1 / ready DCache=0,
                                                                                 / en_counter_Mem=1,
                                                                                 / Mem Acc Finished=0,
                                                                           / counter Mem Re=counter tmp,
                                                                               / Re_DMem=1,
                                                          & ready_DMem=1 / counter_Mem_Re=counter_tmp+1,
                                                                          / en_cache_Data="...11...",
/ write_cache_Data="...11..."
```