{"payload":{"header_redesign_enabled":false,"results":[{"id":"239928412","archived":false,"color":"#DAE1C2","followers":1,"has_funding_file":false,"hl_name":"vsandeepsekhar/UVM_Tutorial_Udemy_Coursework","hl_trunc_description":"coursework on OVM and UVM by Udemy","language":"SystemVerilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":239928412,"name":"UVM_Tutorial_Udemy_Coursework","owner_id":11151266,"owner_login":"vsandeepsekhar","updated_at":"2020-02-12T04:46:38.514Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":70,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Avsandeepsekhar%252FUVM_Tutorial_Udemy_Coursework%2B%2Blanguage%253ASystemVerilog","metadata":null,"csrf_tokens":{"/vsandeepsekhar/UVM_Tutorial_Udemy_Coursework/star":{"post":"LEJkZluA8LB2_guAaoPBFP5qhoyWYoWcxHD3kvyjzsTUFD3aVungC_GmlkyCFHyVxx3z620ee95-5I4oRoRaZQ"},"/vsandeepsekhar/UVM_Tutorial_Udemy_Coursework/unstar":{"post":"PYzbQ8IywAzJ4g9Zb6uZfWuWepPbUqaaVH0FTok5QRCs9sesjsotcrwVct6irj8WxHINIw34tRXO-Q9Ixf6Arw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"E8PlHrBTF4cY9WgBJzMzSthEXYGC32k66UbH0OtSjFDS_gTcBpwFFkGen_cGJX9r9w4Gwx0skq9KhGMpPQqE3g"}}},"title":"Repository search results"}