

Description


The VS35P06-T2 uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge .This device is well suited for high current load applications.

General Features

- V_{DS} =-60V, I_{D} =-35A $R_{DS(ON)}$ <32m Ω @ V_{GS} =-10V
- High density cell design for ultra low Rdson
- Fully characterized avalanche voltage and current
- Good stability and uniformity with high E_{AS}
- Excellent package for good heat dissipation

Application

- High side switch for full bridge converter
- DC/DC converter for LCD display



Schematic diagram



Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VS35P06-T2	VS35P06-T2	TO-252-2L	_	-	-

Absolute Maximum Ratings (T_c=25℃unless otherwise noted)

Parameter	Symbol	Limit	Unit	
Drain-Source Voltage	V _{DS}	-60	V	
Gate-Source Voltage	V _G S	±20	V	
Drain Current-Continuous	I _D	-35	A	
Drain Current-Continuous(T _C =100 ℃)	I _D (100℃)	-24.8	Α	
Pulsed Drain Current	I _{DM}	-90	Α	
Maximum Power Dissipation	P _D	90	W	
Derating factor		0.8	W/°C	
Single pulse avalanche energy (Note 5)	E _{AS}	300	mJ	
Operating Junction and Storage Temperature Range	T_{J}, T_{STG}	-55 To 150	$^{\circ}$	



Thermal Characteristic

Thermal Resistance, Junction-to-Case ^(Note 2)	Rejc	1.25	°C/W
--	------	------	------

Electrical Characteristics (T_C=25°C unless otherwise noted)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV _{DSS}	BV _{DSS} V _{GS} =0V I _D =-250µA		-	=	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =-60V,V _{GS} =0V	-	-	-1	μA
Gate-Body Leakage Current	I _{GSS}	V _{GS} =±20V,V _{DS} =0V	-	-	±100	nA
On Characteristics (Note 3)			•			
Gate Threshold Voltage	V _{GS(th)}	$V_{DS}=V_{GS},I_{D}=-250\mu A$	-2	-2.6	-3.5	V
Drain-Source On-State Resistance	R _{DS(ON)}	V _{GS} =-10V, I _D =-20A	-	27	32	mΩ
Forward Transconductance	g FS	V _{DS} =-10V,I _D =-20A	-	25	-	S
Dynamic Characteristics (Note4)						
Input Capacitance	C _{lss}	\/ 20\/\/ 0\/	-	3384	-	PF
Output Capacitance	C _{oss}	V_{DS} =-30V, V_{GS} =0V,	-	225	-	PF
Reverse Transfer Capacitance	C _{rss}	F=1.0MHz	-	178	=	PF
Switching Characteristics (Note 4)						
Turn-on Delay Time	t _{d(on)}		-	12	-	nS
Turn-on Rise Time	t _r	V_{DD} =-30V, R_L =1.5 Ω , V_{GS} =-10V, R_G =3 Ω	-	15	-	nS
Turn-Off Delay Time	t _{d(off)}		-	38	-	nS
Turn-Off Fall Time	t _f		-	15	-	nS
Total Gate Charge	Qg	V 20 L - 20 A	-	37		nC
Gate-Source Charge	Q _{gs}	V _{DS} =-30,I _D =-20A, V _{GS} =-10V	-	10.3		nC
Gate-Drain Charge	Q _{gd}	V _{GS} =-10V	-	8.1		nC
Drain-Source Diode Characteristics			'	'		
Diode Forward Voltage (Note 3)	V _{SD}	V _{GS} =0V,I _S =-20A	-		-1.2	V
Diode Forward Current (Note 2)	Is		-	-	-35	Α
Reverse Recovery Time	t _{rr}	TJ = 25°C, IF =- 20A	-	47		nS
Reverse Recovery Charge	Qrr	$di/dt = -100A/\mu s^{(Note3)}$	-	53		nC


Notes:

- 1. Repetitive Rating: Pulse width limited by maximum junction temperature.
- **2.** Surface Mounted on FR4 Board, $t \le 10$ sec.
- 3. Pulse Test: Pulse Width ≤ 300µs, Duty Cycle ≤ 2%.
- 4. Guaranteed by design, not subject to production
- **5**. E_{AS} condition: Tj=25 $^{\circ}\text{C}$,V_{DD}=-20V,V_G=-10V,L=0.5mH,Rg=25 Ω




Test Circuit


1) E_{AS} Test Circuit



2) Gate Charge Test Circuit



3) Switch Time Test Circuit










Figure 1 Output Characteristics




Figure 2 Transfer Characteristics




Figure 3 Rdson- Drain Current




Figure 4 Rdson-Junction Temperature




Figure 5 Gate Charge




Figure 6 Source- Drain Diode Forward






Figure 7 Capacitance vs Vds




Figure 8 Safe Operation Area




Figure 9 BV_{DSS} vs Junction Temperature





Figure 10 ID Current De-rating



Square Wave Pluse Duration(sec)

Figure 11 Normalized Maximum Transient Thermal Impedance