

#### **Description**

The VS30P10-T2 uses advanced trench technology and design to provide excellent  $R_{DS(ON)}$  with low gate charge. It can be used in a wide variety of applications. It is ESD protested.

#### **General Features**

V<sub>DS</sub> =-100V,I<sub>D</sub> =-30A


 $R_{DS(ON)}$  <58m $\Omega$  @  $V_{GS}$ =-10V (Typ:44m $\Omega$ )

 $R_{DS(ON)}$  <65m $\Omega$  @  $V_{GS}$ =-4.5V (Typ:48m $\Omega$ )

- Super high dense cell design
- Advanced trench process technology
- Reliable and rugged
- High density cell design for ultra low On-Resistance

## **Application**

Portable equipment and battery powered systems



Schematic diagram



### **Package Marking and Ordering Information**

	<u> </u>				
<b>Device Marking</b>	Device	Device Package	Reel Size	Tape width	Quantity
VS30P10-T2	VS30P10-T2	TO-252-2L	-	-	-

#### Absolute Maximum Ratings (T<sub>c</sub>=25℃unless otherwise noted)

Parameter	Symbol	Limit	Unit	
Drain-Source Voltage	<b>V</b> DS	-100	V	
Gate-Source Voltage	V <sub>GS</sub>	±20	V	
Drain Current-Continuous	I <sub>D</sub>	-30	Α	
Drain Current-Continuous(T <sub>C</sub> =100°C)	I <sub>D</sub> (100℃)	-21	Α	
Pulsed Drain Current	I <sub>DM</sub>	-150	Α	
Maximum Power Dissipation	P <sub>D</sub>	120	W	
Derating factor		0.8	W/℃	
Operating Junction and Storage Temperature Range	T <sub>J</sub> ,T <sub>STG</sub>	-55 To 175	$^{\circ}$	

#### **Thermal Characteristic**

Thermal Resistance, Junction-to-Case (Note 2)	R <sub>θJc</sub>	1.25	°C/W
,			i



# Electrical Characteristics (T<sub>C</sub>=25°C unless otherwise noted)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Off Characteristics	•					
Drain-Source Breakdown Voltage	BV <sub>DSS</sub>	V <sub>GS</sub> =0V I <sub>D</sub> =-250µA	-100	-	-	V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> =-100V,V <sub>GS</sub> =0V	-	-	1	μA
Gate-Body Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> =±20V,V <sub>DS</sub> =0V	-	-	±10	μA
On Characteristics (Note 3)						
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> =V <sub>GS</sub> ,I <sub>D</sub> =-250μA	-1.5	-1.9	-2.5	V
Drain-Source On-State Resistance		V <sub>GS</sub> =-10V, I <sub>D</sub> =-15A	-	44	58	mΩ
	R <sub>DS(ON)</sub>	V <sub>GS</sub> =-4.5V, I <sub>D</sub> =-15A	-	48	65	mΩ
Forward Transconductance	<b>g</b> FS	V <sub>DS</sub> =-50V,I <sub>D</sub> =-10A	5	-	=	S
Dynamic Characteristics (Note4)	'		'			
Input Capacitance	C <sub>lss</sub>	V <sub>DS</sub> =-50V,V <sub>GS</sub> =0V,	-	3810	-	PF
Output Capacitance	Coss		-	93	-	PF
Reverse Transfer Capacitance	C <sub>rss</sub>	F=1.0MHz	-	91	-	PF
Switching Characteristics (Note 4)			•			
Turn-on Delay Time	t <sub>d(on)</sub>		-	17	-	nS
Turn-on Rise Time	t <sub>r</sub>	V <sub>DD</sub> =-50V,I <sub>D</sub> =-15A	-	80	-	nS
Turn-Off Delay Time	t <sub>d(off)</sub>	$V_{GS}$ =-10V, $R_{GEN}$ =9.1 $\Omega$	-	45	-	nS
Turn-Off Fall Time	t <sub>f</sub>		-	65	-	nS
Total Gate Charge	Qg		-	136	-	nC
Gate-Source Charge	Q <sub>gs</sub>	V <sub>DS</sub> =-50V,I <sub>D</sub> =-15A,	-	22	-	nC
Gate-Drain Charge	$Q_{gd}$	V <sub>GS</sub> =-10V	-	26	-	nC
Drain-Source Diode Characteristics						
Diode Forward Voltage (Note 3)	V <sub>SD</sub>	V <sub>GS</sub> =0V,I <sub>S</sub> =-10A	-	-	-1.2	V
Diode Forward Current (Note 2)	Is	-	-	-	-30	Α
Reverse Recovery Time	t <sub>rr</sub>	TJ = 25°C, IF =-15A	-	90	-	nS
Reverse Recovery Charge	Qrr	di/dt = 100A/μs <sup>(Note3)</sup>	-	70	-	nC
Forward Turn-On Time	t <sub>on</sub>	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				


#### Notes:

- 1. Repetitive Rating: Pulse width limited by maximum junction temperature.
- 2. Surface Mounted on FR4 Board, t ≤ 10 sec.
- 3. Pulse Test: Pulse Width  $\leq$  300 $\mu$ s, Duty Cycle  $\leq$  2%.
- 4. Guaranteed by design, not subject to production




### **Test Circuit**


# 1) E<sub>AS</sub> Test Circuit



# 2) Gate Charge Test Circuit




# 3) Switch Time Test Circuit






### Typical Electrical and Thermal Characteristics (Curves)



**Figure 1 Output Characteristics** 



**Figure 2 Transfer Characteristics** 




Figure 3 Rdson- Drain Current




Figure 4 Rdson-JunctionTemperature




Figure 5 Gate Charge





Figure 6 Source- Drain Diode Forward

Vseei Semiconductor Co., Ltd









Figure 7 Capacitance vs Vds

Figure 9 Drain Current vs Case Temperature







Figure 8 Safe Operation Area

Figure 10 Power De-rating



Square Wave Pluse Duration(sec)

**Figure 11 Normalized Maximum Transient Thermal Impedance**