

#### **Description**

The VS30N03-T2 uses advanced trench technology and design to provide excellent  $R_{DS(ON)}$  with low gate charge. It can be used in a wide variety of applications.

#### **General Features**

V<sub>DS</sub> =30V,I<sub>D</sub> =30A


 $R_{DS(ON)}$  <14m $\Omega$  @  $V_{GS}$ =10V

 $R_{DS(ON)}$  <25m $\Omega$  @  $V_{GS}$ =4.5V

- High density cell design for ultra low Rdson
- Fully characterized Avalanche voltage and current
- Good stability and uniformity with high E<sub>AS</sub>
- Excellent package for good heat dissipation
- Special process technology for high ESD capability

#### **Application**

- Power switching application
- Hard Switched and High Frequency Circuits
- Uninterruptible Power Supply



Schematic diagram



#### **Package Marking and Ordering Information**

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VS30N03-T2	VS30N03-T2	TO-252-2L	-	-	-

### Absolute Maximum Ratings (T<sub>c</sub>=25℃unless otherwise noted)

Parameter	Symbol	Limit	Unit	
Drain-Source Voltage	V <sub>DS</sub>	30	V	
Gate-Source Voltage	V <sub>GS</sub>	±20	V	
Drain Current-Continuous	I <sub>D</sub>	30	А	
Drain Current-Continuous(T <sub>C</sub> =100 °C)	I <sub>D</sub> (100℃)	21	А	
Pulsed Drain Current	I <sub>DM</sub>	80	А	
Maximum Power Dissipation	P <sub>D</sub>	40	W	
Derating factor		0.27	W/°C	
Single pulse avalanche energy (Note 5)	E <sub>AS</sub>	72	mJ	
Operating Junction and Storage Temperature Range	$T_{J}$ , $T_{STG}$	-55 To 175	$^{\circ}$ C	

Vseei Semiconductor Co., Ltd



#### **Thermal Characteristic**

Thermal Resistance,Junction-to-Case <sup>(Note 2)</sup>	R <sub>eJC</sub>	3.8	°C/W	
---	------------------	-----	------	--

#### Electrical Characteristics (T<sub>c</sub>=25°Cunless otherwise noted)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Off Characteristics		•				
Drain-Source Breakdown Voltage	BV <sub>DSS</sub>	V <sub>GS</sub> =0V I <sub>D</sub> =250μA	30	-	-	V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> =30V,V <sub>GS</sub> =0V	-	-	1	μA
Gate-Body Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> =±20V,V <sub>DS</sub> =0V	-	-	±100	nA
On Characteristics (Note 3)						
Gate Threshold Voltage	V <sub>GS(th)</sub>	$V_{DS}=V_{GS}$ , $I_D=250\mu A$	1.0	1.5	2.2	V
Dunin Course On Chata Desintance	R <sub>DS(ON)</sub>	V <sub>GS</sub> =10V, I <sub>D</sub> =20A	-	10	14	mΩ
Drain-Source On-State Resistance		V <sub>GS</sub> =4.5V, I <sub>D</sub> =15A	-	13	25	mΩ
Forward Transconductance	<b>g</b> FS	V <sub>DS</sub> =5V,I <sub>D</sub> =20A	26	-	-	S
Dynamic Characteristics (Note4)						
Input Capacitance	C <sub>lss</sub>	- V <sub>DS</sub> =15V,V <sub>GS</sub> =0V,	-	938	-	PF
Output Capacitance	Coss		-	142	-	PF
Reverse Transfer Capacitance	C <sub>rss</sub>	F=1.0MHz	-	99	-	PF
Switching Characteristics (Note 4)	'					
Turn-on Delay Time	t <sub>d(on)</sub>	$V_{DD}$ =15V, $R_{L}$ =0.75 $\Omega$ $V_{GS}$ =10V, $R_{G}$ =3 $\Omega$	-	5	-	nS
Turn-on Rise Time	t <sub>r</sub>		-	12	-	nS
Turn-Off Delay Time	t <sub>d(off)</sub>		=	19	=	nS
Turn-Off Fall Time	t <sub>f</sub>		-	6	-	nS
Total Gate Charge	Qg	V 45V1 00A	-	17.5		nC
Gate-Source Charge	Q <sub>gs</sub>	V <sub>DS</sub> =15V,I <sub>D</sub> =20A,	-	3		nC
Gate-Drain Charge	$Q_{gd}$	V <sub>GS</sub> =10V	-	4.1		nC
Drain-Source Diode Characteristics						
Diode Forward Voltage (Note 3)	V <sub>SD</sub>	V <sub>GS</sub> =0V,I <sub>S</sub> =20A	-		1.2	V
Diode Forward Current (Note 2)	Is		-	-	30	Α
Reverse Recovery Time	t <sub>rr</sub>	TJ = 25°C, IF =20A	-	19	-	nS
Reverse Recovery Charge	Qrr	di/dt = 100A/µs <sup>(Note3)</sup>	-	10	-	nC
Forward Turn-On Time	t <sub>on</sub>	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				


#### Notes:

- 1. Repetitive Rating: Pulse width limited by maximum junction temperature.
- 2. Surface Mounted on FR4 Board, t ≤ 10 sec.
- 3. Pulse Test: Pulse Width ≤ 300µs, Duty Cycle ≤ 2%.
- 4. Guaranteed by design, not subject to production
- **5.** EAS condition: Tj=25 $^{\circ}$ C,V<sub>DD</sub>=30V,V<sub>G</sub>=10V,L=0.5mH,Rg=25 $\Omega$




# **Test circuit**


# 1) E<sub>AS</sub> test Circuits



# 2) Gate charge test Circuit:



## 3) Switch Time Test Circuit:











Figure 1 Output Characteristics



**Figure 2 Transfer Characteristics** 





Figure 3 Rdson- Drain Current



**Figure 4 Rdson-Junction Temperature** 




Figure 5 Gate Charge





Figure 6 Source- Drain Diode Forward











Figure 9 BV<sub>DSS</sub> vs Junction Temperature






Figure 8 Safe Operation Area

Figure 10  $V_{\text{GS(th)}}$  vs Junction Temperature




Figure 11 Normalized Maximum Transient Thermal Impedance

-

Vseei Semiconductor Co., Ltd