

## Description


The VS100N08-TC uses advanced trench technology and design to provide excellent  $R_{DS(ON)}$  with low gate charge. It can be used in a wide variety of applications.

## General Features


- $V_{DS} = 80V, I_D = 100A$   
 $R_{DS(ON)} < 8.5m\Omega @ V_{GS}=10V$  (Typ: 6.8m $\Omega$ )
- High density cell design for ultra low Rdson
- Fully characterized avalanche voltage and current
- Good stability and uniformity with high  $E_{AS}$
- Excellent package for good heat dissipation
- Special process technology for high ESD capability

## Application

- Automotive applications
- Hard switched and high frequency circuits
- Uninterruptible power supply



Schematic diagram



## Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VS100N08-TC	VS100N08-TC	TO-220-3L	-	-	-

## Absolute Maximum Ratings ( $T_C=25^{\circ}C$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	$V_{DS}$	80	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Drain Current-Continuous	$I_D$	100	A
Drain Current-Continuous( $T_C=100^{\circ}C$ )	$I_D(100^{\circ}C)$	74	A
Pulsed Drain Current	$I_{DM}$	420	A
Maximum Power Dissipation	$P_D$	200	W
Derating factor		1.33	W/ $^{\circ}C$

Single pulse avalanche energy <sup>(Note 5)</sup>	$E_{AS}$	800	mJ
Operating Junction and Storage Temperature Range	$T_J, T_{STG}$	-55 To 175	°C

### Thermal Characteristic

Thermal Resistance, Junction-to-Case <sup>(Note 2)</sup>	$R_{\theta JC}$	0.75	°C/W
--	-----------------	------	------

### Electrical Characteristics ( $T_C=25^{\circ}\text{C}$ unless otherwise noted)


Parameter	Symbol	Condition	Min	Typ	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV <sub>DSS</sub>	V <sub>GS</sub> =0V I <sub>D</sub> =250μA	80	86	-	V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> =80V,V <sub>GS</sub> =0V	-	-	1	μA
Gate-Body Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> =±20V,V <sub>DS</sub> =0V	-	-	±100	nA
On Characteristics <sup>(Note 3)</sup>						
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> =V <sub>GS</sub> ,I <sub>D</sub> =250μA	2	3	4	V
Drain-Source On-State Resistance	R <sub>DS(ON)</sub>	V <sub>GS</sub> =10V, I <sub>D</sub> =40A	-	6.8	8.5	mΩ
Forward Transconductance	g <sub>FS</sub>	V <sub>DS</sub> =25V,I <sub>D</sub> =40A	80	-	-	S
Dynamic Characteristics <sup>(Note4)</sup>						
Input Capacitance	C <sub>iss</sub>	V <sub>DS</sub> =25V,V <sub>GS</sub> =0V, F=1.0MHz	-	4522	-	PF
Output Capacitance	C <sub>oss</sub>		-	396	-	PF
Reverse Transfer Capacitance	C <sub>rss</sub>		-	339	-	PF
Switching Characteristics <sup>(Note 4)</sup>						
Turn-on Delay Time	t <sub>d(on)</sub>	V <sub>DD</sub> =40V,I <sub>D</sub> =2A,R <sub>L</sub> =15Ω, R <sub>G</sub> =2.5Ω,V <sub>GS</sub> =10V	-	20	-	nS
Turn-on Rise Time	t <sub>r</sub>		-	19	-	nS
Turn-Off Delay Time	t <sub>d(off)</sub>		-	70	-	nS
Turn-Off Fall Time	t <sub>f</sub>		-	30	-	nS
Total Gate Charge	Q <sub>g</sub>	I <sub>D</sub> =55A,V <sub>DD</sub> =40V,V <sub>GS</sub> =10V	-	117	-	nC
Gate-Source Charge	Q <sub>gs</sub>		-	24	-	nC
Gate-Drain Charge	Q <sub>gd</sub>		-	43	-	nC
Drain-Source Diode Characteristics						
Diode Forward Voltage <sup>(Note 3)</sup>	V <sub>SD</sub>	V <sub>GS</sub> =0V,I <sub>S</sub> =40A	-	-	1.2	V
Diode Forward Current <sup>(Note 2)</sup>	I <sub>S</sub>		-	-	100	A
Reverse Recovery Time	t <sub>rr</sub>	T <sub>j</sub> =25℃,I <sub>F</sub> =75A, di/dt=100A/uS <sup>(Note3)</sup>	-	37		nS
Reverse Recovery Charge	Q <sub>rr</sub>		-	58		nC
Forward Turn-On Time	t <sub>on</sub>	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

### Notes:


1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board,  $t \leq 10$  sec.
3. Pulse Test: Pulse Width  $\leq 300\mu s$ , Duty Cycle  $\leq 2\%$ .
4. Guaranteed by design, not subject to production
5. EAS condition:  $T_J=25^{\circ}\text{C}, V_{DD}=40V, V_G=10V, L=0.5mH, R_G=25\Omega$

## Test circuit


### 1) $E_{AS}$ test Circuit









### 2) Gate charge test Circuit



### 3) Switch Time Test Circuit



## Typical Electrical and Thermal Characteristics (Curves)






Figure 7 Capacitance vs Vds




Figure 9 BV<sub>DSS</sub> vs Junction Temperature


Figure 8 Safe Operation Area




Figure 10 Current vs Junction Temperature




Figure 11 Normalized Maximum Transient Thermal Impedance