

### **Description**

The vssdno6-s8 uses advanced trench technology and design to provide excellent  $R_{DS(ON)}$  with low gate charge. It can be used in a wide variety of applications.

#### **General Features**


lacksquare

VDSS	RDS(ON) @10V (typ)	D
60V	38mΩ	4.5A

- High density cell design for ultra low Rdson
- Fully characterized avalanche voltage and current
- Low gate to drain charge to reduce switching losses
- RoHS Compliant

## **Application**

- Power switching application
- Hard switched and high frequency circuits
- Uninterruptible power supply



Schematic diagram



## **Ordering Information**

Part Number	Marking	Case	Packaging
VS5DN06-S8	VS5DN06-S8	SOP-8	

#### Absolute Maximum Ratings (T<sub>A</sub>=25 ℃ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V <sub>DS</sub>	60	V
Gate-Source Voltage	V <sub>GS</sub>	±20	V
Drain Current-Continuous	I <sub>D</sub>	4.5	А
Drain Current-Continuous(T <sub>C</sub> =100℃)	I <sub>D</sub> (100℃)	3.0	Α
Pulsed Drain Current	I <sub>DM</sub>	20	Α
Maximum Power Dissipation	P <sub>D</sub>	2	W
Operating Junction and Storage Temperature Range	T <sub>J</sub> ,T <sub>STG</sub>	-55 To 150	$^{\circ}$

#### **Thermal Characteristic**

Thermal Resistance, Junction-to-Ambient (Note 2)	R <sub>eJA</sub>	62.5	°C/W
--	------------------	------	------



## Electrical Characteristics (T<sub>A</sub>=25℃ unless otherwise noted)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV <sub>DSS</sub>	V <sub>GS</sub> =0V I <sub>D</sub> =250μA	60	69	-	V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> =60V,V <sub>GS</sub> =0V	-	-,	1	μA
Gate-Body Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> =±20V,V <sub>DS</sub> =0V	-		±100	nA
On Characteristics (Note 3)			•		•	
Gate Threshold Voltage	V <sub>GS(th)</sub>	$V_{DS}$ = $V_{GS}$ , $I_{D}$ =250 $\mu$ A	1.2	2.0	2.5	V
Drain-Source On-State Resistance	R <sub>DS(ON)</sub>	V <sub>GS</sub> =10V, I <sub>D</sub> =4.5A		38	45	
Forward Transconductance	<b>g</b> FS	$V_{DS}$ =5 $V$ , $I_{D}$ =4.5 $A$	11	-	-	S
Dynamic Characteristics (Note4)						
Input Capacitance	C <sub>Iss</sub>	V -05VV -0V		450		PF
Output Capacitance	C <sub>oss</sub>	$V_{DS}$ =25V, $V_{GS}$ =0V, F=1.0MHz		60		PF
Reverse Transfer Capacitance	C <sub>rss</sub>	F=1.UNITZ		25		PF
Switching Characteristics (Note 4)	,		•		•	•
Turn-on Delay Time	t <sub>d(on)</sub>		-	4.7	-	nS
Turn-on Rise Time	t <sub>r</sub>	V -20VI -45AV -10VD -20	-	2.3	-	nS
Turn-Off Delay Time	t <sub>d(off)</sub>	$V_{Ds}$ =30 $V$ , $I_D$ =4.5 $A$ $V_{GS}$ =10 $V$ , $R_{GEN}$ =3 $\Omega$	-	15.7	-	nS
Turn-Off Fall Time	t <sub>f</sub>		-	1.9	-	nS
Total Gate Charge	Qg	V =20VI =4.5A	-	8.5	-	nC
Gate-Source Charge	Q <sub>gs</sub>	V <sub>DS</sub> =30V,I <sub>D</sub> =4.5A, V <sub>GS</sub> =10V	-	1.6	-	nC
Gate-Drain Charge	Q <sub>gd</sub>			2.2	-	nC
Drain-Source Diode Characteristic	cs					
Diode Forward Voltage (Note 3)	V <sub>SD</sub>	V <sub>GS</sub> =0V,I <sub>S</sub> =3.7A	-	-	1.2	V
Diode Forward Current (Note 2)	Is		-	-	4	Α
Reverse Recovery Time	t <sub>rr</sub>	TJ = 25°C, IF =4.5A	-	25	-	nS
Reverse Recovery Charge	Qrr	$di/dt = 100A/\mu s(Note3)$	-	35	-	nC
Forward Turn-On Time	t <sub>on</sub>	Intrinsic turn-on time is negligible (turn-on is dom	nated by L	S+LD)		


#### Notes:

- 1. Repetitive Rating: Pulse width limited by maximum junction temperature.
- **2.** Surface Mounted on FR4 Board,  $t \le 10$  sec.
- 3. Pulse Test: Pulse Width ≤ 300µs, Duty Cycle ≤ 2%.
- 4. Guaranteed by design, not subject to production




# **Test Circuit**


# 1) E<sub>AS</sub> test Circuits



# 2) Gate charge test Circuit




# 3) Switch Time Test Circuit






# **Typical Electrical and Thermal Characteristics (Curves)**



Vds Drain-Source Voltage (V)



**Figure 2 Transfer Characteristics** 





Figure 3 Rdson- Drain Current



T<sub>J</sub>-Junction Temperature(°C)

### Figure 4 Rdson-JunctionTemperature




Figure 5 Gate Charge




Figure 6 Source- Drain Diode Forward

Vseei Semiconductor Co., Ltd






Figure 7 Capacitance vs Vds




Figure 9 BV<sub>DSS</sub> vs Junction Temperature






Figure 8 Safe Operation Area



 $\mathsf{T}_{\mathsf{J}} ext{-Junction Temperature}(^{\circ}\mathbb{C}\,)$ 

Figure 10 V<sub>GS(th)</sub> vs Junction Temperature



**Figure 11 Normalized Maximum Transient Thermal Impedance** 

Vseei Semiconductor Co., Ltd