

### Description


The **VS10P03-S8** uses advanced trench technology to provide excellent  $R_{DS(ON)}$ , low gate charge and operation with gate voltages as low as 4.5V. This device is suitable for use as a load switch or in PWM applications.

### General Features


- $V_{DS} = -30V, I_D = -10A$   
 $R_{DS(ON)} < 34m\Omega @ V_{GS} = -4.5V$   
 $R_{DS(ON)} < 21m\Omega @ V_{GS} = -10V$
- High Power and current handling capability
- Lead free product is acquired
- Surface mount package

### Application

- PWM applications
- Load switch
- Power management



Schematic diagram



### Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
<b>VS10P03-S8</b>	<b>VS10P03-S8</b>	SOP-8	Ø330mm	12mm	

### Absolute Maximum Ratings ( $T_A = 25^\circ C$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	$V_{DS}$	-30	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Drain Current-Continuous ( $T_C = 25^\circ C$ )	$I_D$	-10	A
Drain Current-Continuous ( $T_C = 100^\circ C$ )		-7.1	
Drain Current-Pulsed <sup>(Note 1)</sup>	$I_{DM}$	-40	A
Maximum Power Dissipation ( $T_C = 25^\circ C$ )	$P_D$	3	W
Maximum Power Dissipation ( $T_C = 100^\circ C$ )		1.3	
Single pulse avalanche energy <sup>(Note 5)</sup>	$E_{AS}$	231	mJ
Operating Junction and Storage Temperature Range	$T_J, T_{STG}$	-55 To 150	$^\circ C$

### Thermal Characteristic

Thermal Resistance, Junction-to-Ambient <sup>(Note 2)</sup>	$R_{\theta JA}$	41.67	$^\circ C/W$
---	-----------------	-------	--------------

# Electrical Characteristics (T<sub>A</sub>=25°C unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV <sub>DSS</sub>	V <sub>GS</sub> =0V I <sub>D</sub> =-250μA	-30	-33	-	V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> =-30V, V <sub>GS</sub> =0V	-	-	-1	μA
Gate-Body Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> =±20V, V <sub>DS</sub> =0V	-	-	±100	nA
On Characteristics <sup>(Note 3)</sup>						
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =-250μA	-1	-1.6	-2.2	V
Drain-Source On-State Resistance	R <sub>DS(ON)</sub>	V <sub>GS</sub> =-10V, I <sub>D</sub> =-10A	-	17.6	21	mΩ
		V <sub>GS</sub> =-4.5V, I <sub>D</sub> =-10A	-	25.5	34	mΩ
Forward Transconductance	g <sub>FS</sub>	V <sub>DS</sub> =-5V, I <sub>D</sub> =-10A	-	20	-	S
Dynamic Characteristics <sup>(Note4)</sup>						
Input Capacitance	C <sub>iss</sub>	V <sub>DS</sub> =-15V, V <sub>GS</sub> =0V, F=1.0MHz	-	1253	-	PF
Output Capacitance	C <sub>oss</sub>		-	181	-	PF
Reverse Transfer Capacitance	C <sub>rss</sub>		-	158	-	PF
Switching Characteristics <sup>(Note 4)</sup>						
Turn-on Delay Time	t <sub>d(on)</sub>	V <sub>DD</sub> =-15V, I <sub>D</sub> =-10A, V <sub>GS</sub> =-10V, R <sub>GEN</sub> =1Ω	-	8	-	nS
Turn-on Rise Time	t <sub>r</sub>		-	9	-	nS
Turn-Off Delay Time	t <sub>d(off)</sub>		-	26	-	nS
Turn-Off Fall Time	t <sub>f</sub>		-	8	-	nS
Total Gate Charge	Q <sub>g</sub>	V <sub>DS</sub> =-15V, I <sub>D</sub> =-10A, V <sub>GS</sub> =-10V	-	24.4	-	nC
Gate-Source Charge	Q <sub>gs</sub>		-	3.2	-	nC
Gate-Drain Charge	Q <sub>gd</sub>		-	6.4	-	nC
Drain-Source Diode Characteristics						
Diode Forward Current <sup>(Note 2)</sup>	I <sub>S</sub>		-	-	-10	A
Diode Forward Voltage <sup>(Note 3)</sup>	V <sub>SD</sub>	V <sub>GS</sub> =0V, I <sub>S</sub> =-10A	-	-	-1.2	V

## Notes:

1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board, t ≤ 10 sec.
3. Pulse Test: Pulse Width ≤ 300μs, Duty Cycle ≤ 2%.
4. Guaranteed by design, not subject to production
5. E<sub>AS</sub> condition: T<sub>J</sub>=25°C, V<sub>DD</sub>=-15V, V<sub>G</sub>=10V, L=0.5mH, R<sub>g</sub>=25Ω

## Typical Electrical and Thermal Characteristics




Figure 1: Switching Test Circuit




Figure 2: Switching Waveforms




Figure 3 Power Dissipation




Figure 4 Drain Current




Figure 5 Output Characteristics










Figure 6 Drain-Source On-Resistance






Figure 13 Safe Operation Area




Figure 14 Normalized Maximum Transient Thermal Impedance