

Description


The **VS18P10-T2** uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. It can be used in a wide variety of applications. It is ESD protected.

General Features

- $V_{DS} = -100V, I_D = -18A$
 $R_{DS(ON)} < 100m\Omega$ @ $V_{GS} = -10V$ (Typ: 85m Ω)
 $R_{DS(ON)} < 120m\Omega$ @ $V_{GS} = -10V$ (Typ: 95m Ω)
- Super high dense cell design
- Advanced trench process technology
- Reliable and rugged
- High density cell design for ultra low On-Resistance

Application

- Power management in notebook computer
- Portable equipment and battery powered systems



Schematic diagram



Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VS18P10-T2	VS18P10-T2	TO-252-2L	-	-	-

Absolute Maximum Ratings ($T_C = 25^\circ C$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	-100	V
Gate-Source Voltage	V_{GS}	± 20	V
Drain Current-Continuous	I_D	-18	A
Drain Current-Continuous($T_C = 100^\circ C$)	$I_D(100^\circ C)$	-12	A
Pulsed Drain Current	I_{DM}	-100	A
Single pulse avalanche energy ^(Note 5)	E_{AS}	170	mJ
Maximum Power Dissipation	P_D	70	W
Derating factor		0.47	W/ $^\circ C$
Operating Junction and Storage Temperature Range	T_J, T_{STG}	-55 To 175	$^\circ C$

Thermal Characteristic

Thermal Resistance, Junction-to-Case ^(Note 2)	$R_{\theta Jc}$	2.14	$^\circ C/W$
--	-----------------	------	--------------

Electrical Characteristics (T_C=25°C unless otherwise noted)


Parameter	Symbol	Condition	Min	Typ	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V I _D =-250μA	-100	-	-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =-100V, V _{GS} =0V	-	-	1	μA
Gate-Body Leakage Current	I _{GSS}	V _{GS} =±20V, V _{DS} =0V	-	-	±20	μA
On Characteristics ^(Note 3)						
Gate Threshold Voltage	V _{GS(th)}	V _{DS} =V _{GS} , I _D =-250μA	-1	-1.9	-3	V
Drain-Source On-State Resistance	R _{DS(ON)}	V _{GS} =-10V, I _D =-16A	-	85	100	mΩ
		V _{GS} =-4.5V, I _D =-16A		95	120	
Forward Transconductance	g _{FS}	V _{DS} =-50V, I _D =-10A	5	-	-	S
Dynamic Characteristics ^(Note4)						
Input Capacitance	C _{iss}	V _{DS} =-50V, V _{GS} =0V, F=1.0MHz	-	3810	-	PF
Output Capacitance	C _{oss}		-	129	-	PF
Reverse Transfer Capacitance	C _{rss}		-	125	-	PF
Switching Characteristics ^(Note 4)						
Turn-on Delay Time	t _{d(on)}	V _{DD} =-50V, I _D =-16A V _{GS} =-10V, R _{GEN} =9.1Ω	-	16	-	nS
Turn-on Rise Time	t _r		-	73	-	nS
Turn-Off Delay Time	t _{d(off)}		-	34	-	nS
Turn-Off Fall Time	t _f		-	57	-	nS
Total Gate Charge	Q _g	V _{DS} =-50V, I _D =-16A, V _{GS} =-10V	-	70	-	nC
Gate-Source Charge	Q _{gs}		-	12.5	-	nC
Gate-Drain Charge	Q _{gd}		-	15.5	-	nC
Drain-Source Diode Characteristics						
Diode Forward Voltage ^(Note 3)	V _{SD}	V _{GS} =0V, I _S =-10A	-	-	-1.2	V
Diode Forward Current ^(Note 2)	I _S	-	-	-	-18	A
Reverse Recovery Time	t _{rr}	T _J = 25°C, I _F =-16A di/dt = 100A/μs ^(Note3)	-	88.3	-	nS
Reverse Recovery Charge	Q _{rr}		-	65.9	-	nC
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

Notes:


1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board, t ≤ 10 sec.
3. Pulse Test: Pulse Width ≤ 300μs, Duty Cycle ≤ 2%.
4. Guaranteed by design, not subject to production
5. EAS condition: T_J=25°C, V_{DD}=-50V, V_G=-10V, L=0.5mH, R_g=25Ω

Test Circuit


1) E_{AS} Test Circuit



2) Gate Charge Test Circuit



3) Switch Time Test Circuit



Typical Electrical and Thermal Characteristics (Curves)




Figure 1 Output Characteristics




Figure 2 Transfer Characteristics




Figure 3 Rdson- Drain Current




Figure 4 Rdson-Junction Temperature




Figure 5 Gate Charge




Figure 6 Source- Drain Diode Forward




Figure 7 Capacitance vs Vds




Figure 9 Drain Current vs Case Temperature




Figure 8 Safe Operation Area




Figure 10 Power De-rating




Figure 11 Normalized Maximum Transient Thermal Impedance