

Description

The VSM24N20 uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. It can be used in a wide variety of applications.

General Features


■ $V_{DS} = 200V, I_D = 24A$ $R_{DS(ON)} < 80mΩ @ V_{GS} = 10V$ (Typ:62mΩ)

- High density cell design for ultra low Rdson
- Fully characterized avalanche voltage and current
- Good stability and uniformity with high E_{AS}
- Excellent package for good heat dissipation
- Special process technology for high ESD capability

Application

- Power switching application
- Hard switched and high frequency circuits
- Uninterruptible power supply





TO-252

Schematic Diagram

Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VSM24N20-T2	VSM24N20	TO-252	-	-	-

Absolute Maximum Ratings (T_C=25 ℃unless otherwise noted)

Parameter	Symbol	Limit	Unit	
Drain-Source Voltage	Vos	200	V	
Gate-Source Voltage	Vgs	±20	V	
Drain Current-Continuous	I _D	24	А	
Drain Current-Continuous(T _C =100 °C)	I _D (100℃)	17	А	
Pulsed Drain Current	I _{DM}	100	А	
Maximum Power Dissipation	P _D	150	W	
Single pulse avalanche energy (Note 5)	E _{AS}	250	mJ	
Operating Junction and Storage Temperature Range	T_{J}, T_{STG}	-55 To 175	$^{\circ}$	



Shenzhen VSEEI Semiconductor Co., Ltd

Thermal Characteristic

Thermal Resistance, Junction-to-Case ^(Note 2)	$R_{ heta JC}$	1	°C/W	
--	----------------	---	------	--

Electrical Characteristics (T_C=25 ℃ unless otherwise noted)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Off Characteristics			•	•		
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V I _D =250µA	200	220	-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =200V,V _{GS} =0V	-	-	1	μΑ
Gate-Body Leakage Current	I _{GSS}	V _{GS} =±20V,V _{DS} =0V	-	-	±100	nA
On Characteristics (Note 3)	·			•		
Gate Threshold Voltage	V _{GS(th)}	$V_{DS}=V_{GS}$, $I_{D}=250\mu A$	1.0	1.5	2.5	V
Drain-Source On-State Resistance	R _{DS(ON)}	V _{GS} =10V, I _D =15A	-	62	80	mΩ
Forward Transconductance	g FS	V _{DS} =10V,I _D =15A	30	-	-	S
Dynamic Characteristics (Note4)			•	•		
Input Capacitance	C _{lss}	V _{DS} =25V,V _{GS} =0V,		4200		PF
Output Capacitance	Coss			163		PF
Reverse Transfer Capacitance	C _{rss}	F=1.0MHz		75		PF
Switching Characteristics (Note 4)			•	•		•
Turn-on Delay Time	t _{d(on)}	V_{DD} =100V, I_{D} =15A V_{GS} =10V, R_{GEN} =2.5 Ω	-	10	-	nS
Turn-on Rise Time	t _r		-	18	-	nS
Turn-Off Delay Time	t _{d(off)}		-	22	-	nS
Turn-Off Fall Time	t _f		-	5	-	nS
Total Gate Charge	Qg	V _{DS} =100V,I _D =15A,		60		nC
Gate-Source Charge	Q _{gs}			19		nC
Gate-Drain Charge	Q_{gd}	V _{GS} =10V		17		nC
Drain-Source Diode Characteristics			•	•		•
Diode Forward Voltage (Note 3)	V _{SD}	V _{GS} =0V,I _S =15A	-	-	1.2	V
Diode Forward Current (Note 2)	Is	-	-	-	24	Α
Reverse Recovery Time	t _{rr}	TJ = 25°C, IF = 15A	-	90	-	nS
Reverse Recovery Charge	Qrr	$di/dt = 100A/\mu s^{(Note3)}$	-	300	-	nC


Notes:

- $\textbf{1.} \ \textbf{Repetitive Rating: Pulse width limited by maximum junction temperature.}$
- **2.** Surface Mounted on FR4 Board, $t \le 10$ sec.
- 3. Pulse Test: Pulse Width \leq 300 μ s, Duty Cycle \leq 2%.
- 4. Guaranteed by design, not subject to production
- **5.** EAS condition: Tj=25 $^{\circ}\text{C}$,VDD=50V,VG=10V,L=0.5mH,Rg=25 Ω




Test Circuit


1) E_{AS} Test Circuits



2) Gate Charge Test Circuit



3) Switch Time Test Circuit





Typical Electrical and Thermal Characteristics (Curves)




Figure 1 Output Characteristics




Figure 2 Transfer Characteristics




Figure 3 Rdson- Drain Current




Figure 4 Rdson-Junction Temperature




Figure 5 Gate Charge




Figure 6 Source- Drain Diode Forward






Figure 7 Capacitance vs Vds




Figure 8 Safe Operation Area




Figure 9 BV_{DSS} vs Junction Temperature




Figure 10 V_{GS(th)} vs Junction Temperature




Figure 11 Normalized Maximum Transient Thermal Impedance