

## Description

The VSM130N10 uses advanced trench technology and design to provide excellent  $R_{DS(ON)}$  with low gate charge. It can be used in a wide variety of applications.

## General Features


- $V_{DS} = 100V, I_D = 130A$   
 $R_{DS(ON)} < 6.8m\Omega @ V_{GS} = 10V$  (Typ: 5.3m $\Omega$ )
- High density cell design for ultra low  $R_{dson}$
- Fully characterized avalanche voltage and current
- Good stability and uniformity with high  $E_{AS}$
- Excellent package for good heat dissipation
- Special process technology for high ESD capability

## Application

- Power switching application
- Hard switched and high frequency circuits
- Uninterruptible power supply



TO-220C



Schematic Diagram

## Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VSM130N10-TC	VSM130N10	TO-220C	-	-	-

## Absolute Maximum Ratings ( $T_C = 25^\circ C$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	$V_{DS}$	100	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Drain Current-Continuous	$I_D$	130	A
Drain Current-Continuous( $T_C = 100^\circ C$ )	$I_D(100^\circ C)$	92	A
Pulsed Drain Current	$I_{DM}$	500	A
Maximum Power Dissipation	$P_D$	285	W
Derating factor		1.9	W/ $^\circ C$
Single pulse avalanche energy <sup>(Note 5)</sup>	$E_{AS}$	1100	mJ

Parameter	Symbol	Limit	Unit
Operating Junction and Storage Temperature Range	$T_J, T_{STG}$	-55 To 175	°C

### Thermal Characteristic

Thermal Resistance, Junction-to-Case <sup>(Note 2)</sup>	$R_{\theta JC}$	0.53	°C/W
--	-----------------	------	------

### Electrical Characteristics ( $T_C=25^{\circ}\text{C}$ unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV <sub>DSS</sub>	V <sub>GS</sub> =0V I <sub>D</sub> =250μA	100	110	-	V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> =100V, V <sub>GS</sub> =0V	-	-	1	μA
Gate-Body Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> =±20V, V <sub>DS</sub> =0V	-	-	±100	nA
On Characteristics <sup>(Note 3)</sup>						
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250μA	2	3.0	4	V
Drain-Source On-State Resistance	R <sub>DS(ON)</sub>	V <sub>GS</sub> =10V, I <sub>D</sub> =20A	-	5.3	6.8	mΩ
Forward Transconductance	g <sub>FS</sub>	V <sub>DS</sub> =5V, I <sub>D</sub> =20A	40	-	-	S
Dynamic Characteristics <sup>(Note4)</sup>						
Input Capacitance	C <sub>ISS</sub>	V <sub>DS</sub> =50V, V <sub>GS</sub> =0V, F=1.0MHz	-	7100	-	PF
Output Capacitance	C <sub>OSS</sub>		-	413	-	PF
Reverse Transfer Capacitance	C <sub>RSS</sub>		-	333	-	PF
Switching Characteristics <sup>(Note 4)</sup>						
Turn-on Delay Time	t <sub>d(on)</sub>	V <sub>DD</sub> =50V, R <sub>L</sub> =2.5Ω V <sub>GS</sub> =10V, R <sub>GEN</sub> =3Ω	-	31	-	nS
Turn-on Rise Time	t <sub>r</sub>		-	24	-	nS
Turn-Off Delay Time	t <sub>d(off)</sub>		-	45	-	nS
Turn-Off Fall Time	t <sub>f</sub>		-	27	-	nS
Total Gate Charge	Q <sub>g</sub>	V <sub>DS</sub> =50V, I <sub>D</sub> =65A, V <sub>GS</sub> =10V	-	170	-	nC
Gate-Source Charge	Q <sub>gs</sub>		-	38	-	nC
Gate-Drain Charge	Q <sub>gd</sub>		-	65	-	nC
Drain-Source Diode Characteristics						
Diode Forward Voltage <sup>(Note 3)</sup>	V <sub>SD</sub>	V <sub>GS</sub> =0V, I <sub>S</sub> =40A	-	0.85	1.2	V
Diode Forward Current <sup>(Note 2)</sup>	I <sub>S</sub>		-	-	130	A
Reverse Recovery Time	t <sub>rr</sub>	T <sub>J</sub> = 25°C, I <sub>F</sub> =20A di/dt = 100A/μs <sup>(Note3)</sup>	-	65	-	nS
Reverse Recovery Charge	Q <sub>rr</sub>		-	110	-	nC
Forward Turn-On Time	t <sub>on</sub>	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

### Notes:

1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board,  $t \leq 10$  sec.
3. Pulse Test: Pulse Width  $\leq 300\mu s$ , Duty Cycle  $\leq 2\%$ .
4. Guaranteed by design, not subject to production
5. EAS condition:  $T_J=25^{\circ}\text{C}, V_{DD}=50V, V_G=10V, L=1mH, R_g=25\Omega$

## Test Circuit

### 1) $E_{AS}$ test Circuit




### 2) Gate charge test Circuit




### 3) Switch Time Test Circuit




## Typical Electrical and Thermal Characteristics (Curves)




**Figure 1 Output Characteristics**




**Figure 2 Transfer Characteristics**




**Figure 3 Rdson- Drain Current**








**Figure 4 Rdson-Junction Temperature**



**Figure 5 Gate Charge**



**Figure 6 Source- Drain Diode Forward**


**Figure 7 Capacitance vs Vds**

**Figure 9 Power De-rating**

**Figure 8 Safe Operation Area**

**Figure 10  $I_D$  Current- Junction Temperature**

**Figure 11 Normalized Maximum Transient Thermal Impedance**