

Description

The VSM160N10 uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. It can be used in a wide variety of applications.

General Features

- $V_{DS} = 100V, I_D = 160A$
 $R_{DS(ON)} < 5.0m\Omega @ V_{GS} = 10V$ (Typ: 3.8m Ω)
- High density cell design for ultra low R_{dson}
- Fully characterized avalanche voltage and current
- Good stability and uniformity with high E_{AS}
- Excellent package for good heat dissipation
- Special process technology for high ESD capability

Application

- Power switching application
- Load switching
- Uninterruptible power supply



TO-220C



Schematic Diagram

Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VSM160N10-TC	VSM160N10	TO-220C	-	-	-

Absolute Maximum Ratings ($T_C = 25^\circ C$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	100	V
Gate-Source Voltage	V_{GS}	± 20	V
Drain Current-Continuous	I_D	160	A
Drain Current-Continuous($T_C = 100^\circ C$)	$I_D (100^\circ C)$	113	A
Pulsed Drain Current	I_{DM}	550	A
Maximum Power Dissipation	P_D	370	W
Derating factor		2.5	W/ $^\circ C$
Single pulse avalanche energy ^(Note 5)	E_{AS}	1400	mJ

Parameter	Symbol	Limit	Unit
Operating Junction and Storage Temperature Range	T_J, T_{STG}	-55 To 175	°C

Thermal Characteristic

Thermal Resistance, Junction-to-Case ^(Note 2)	$R_{\theta JC}$	0.4	°C/W
--	-----------------	-----	------

Electrical Characteristics ($T_C=25^{\circ}\text{C}$ unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V I _D =250μA	100	110	-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =100V, V _{GS} =0V	-	-	1	μA
Gate-Body Leakage Current	I _{GSS}	V _{GS} =±20V, V _{DS} =0V	-	-	±100	nA
On Characteristics ^(Note 3)						
Gate Threshold Voltage	V _{GS(th)}	V _{DS} =V _{GS} , I _D =250μA	2	3.2	4	V
Drain-Source On-State Resistance	R _{DS(ON)}	V _{GS} =10V, I _D =20A	-	3.8	5.0	mΩ
Forward Transconductance	g _{FS}	V _{DS} =5V, I _D =20A	70	-	-	S
Dynamic Characteristics ^(Note4)						
Input Capacitance	C _{ISS}	V _{DS} =50V, V _{GS} =0V, F=1.0MHz	-	8500	-	PF
Output Capacitance	C _{OSS}		-	770	-	PF
Reverse Transfer Capacitance	C _{RSS}		-	300	-	PF
Switching Characteristics ^(Note 4)						
Turn-on Delay Time	t _{d(on)}	V _{DD} =50V, R _L =2.5Ω V _{GS} =10V, R _{GEN} =3Ω	-	28	-	nS
Turn-on Rise Time	t _r		-	22	-	nS
Turn-Off Delay Time	t _{d(off)}		-	43.5	-	nS
Turn-Off Fall Time	t _f		-	14.5	-	nS
Total Gate Charge	Q _g	V _{DS} =50V, I _D =20A, V _{GS} =10V	-	139	-	nC
Gate-Source Charge	Q _{gs}		-	34	-	nC
Gate-Drain Charge	Q _{gd}		-	56	-	nC
Drain-Source Diode Characteristics						
Diode Forward Voltage ^(Note 3)	V _{SD}	V _{GS} =0V, I _S =20A	-	0.85	1.2	V
Diode Forward Current ^(Note 2)	I _S		-	-	160	A
Reverse Recovery Time	t _{rr}	T _J = 25°C, I _F =20A di/dt = 100A/μs ^(Note3)	-	60	90	nS
Reverse Recovery Charge	Q _{rr}		-	177	200	nC
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

Notes:

1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board, $t \leq 10$ sec.
3. Pulse Test: Pulse Width $\leq 300\mu s$, Duty Cycle $\leq 2\%$.
4. Guaranteed by design, not subject to production
5. EAS condition: $T_J=25^{\circ}\text{C}, V_{DD}=50V, V_G=10V, L=1mH, R_g=25\Omega$

Test Circuit

1) E_{AS} test Circuit



2) Gate charge test Circuit



3) Switch Time Test Circuit



Typical Electrical and Thermal Characteristics (Curves)




Figure 1 Output Characteristics




Figure 2 Transfer Characteristics




Figure 3 Rdson- Drain Current




Figure 4 Rdson-Junction Temperature




Figure 5 Gate Charge









Figure 6 Source- Drain Diode Forward


Figure 7 Capacitance vs Vds

Figure 9 ID Current- Junction Temperature

Figure 8 Safe Operation Area

Figure 10 Power De-rating

Figure 11 Normalized Maximum Transient Thermal Impedance