

#### **Description**


The VSM6P04 uses advanced trench technology and design to provide excellent  $R_{DS(ON)}$  with low gate charge. It can be used in a wide variety of applications.

#### **General Features**

- $V_{DS}$  =-40V, $I_D$  =-6A  $R_{DS(ON)}$  <45m $\Omega$  @  $V_{GS}$ =-10V
- High density cell design for ultra low Rdson
- Fully characterized avalanche voltage and current
- Excellent package for good heat dissipation

#### **Application**

- Power switching application
- Hard switched and high frequency circuits
- DC-DC converter



# **Package Marking and Ordering Information**

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VSM6P04-S8	VSM6P04	SOP-8	Ø330mm	12mm	2500 units

### Absolute Maximum Ratings (T<sub>A</sub>=25 ℃unless otherwise noted)

Parameter	Symbol	Limit	Unit	
Drain-Source Voltage	V <sub>DS</sub>	-40	V	
Gate-Source Voltage	Vgs	±20	V	
Drain Current-Continuous	I <sub>D</sub>	-6	А	
Drain Current-Continuous(T <sub>C</sub> =100°ℂ)	I <sub>D</sub> (100℃)	-4.2	Α	
Pulsed Drain Current	I <sub>DM</sub>	30	Α	
Maximum Power Dissipation	P <sub>D</sub>	2.2	W	
Operating Junction and Storage Temperature Range	$T_{J}, T_{STG}$	-55 To 150	°C	

#### **Thermal Characteristic**

Thermal Resistance ,Junction-to-Ambient <sup>(Note 2)</sup>	R <sub>θJA</sub>	57	°C/W
---	------------------	----	------



# Electrical Characteristics (T<sub>A</sub>=25 °C unless otherwise noted)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Off Characteristics	·					
Drain-Source Breakdown Voltage	BV <sub>DSS</sub> V <sub>GS</sub> =0V I <sub>D</sub> =-250μA		-40	-	-	V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> =-40V,V <sub>GS</sub> =0V	-	-	1	μA
Gate-Body Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> =±20V,V <sub>DS</sub> =0V	-	-	±100	nA
On Characteristics (Note 3)	·					
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> =V <sub>GS</sub> ,I <sub>D</sub> =-250μA	-1.1	-1.9	-2.5	V
Drain-Source On-State Resistance	R <sub>DS(ON)</sub>	V <sub>GS</sub> =-10V, I <sub>D</sub> =-5A	-	40	45	mΩ
Forward Transconductance	<b>g</b> FS	V <sub>DS</sub> =-5V,I <sub>D</sub> =-5A	13	-	-	S
Dynamic Characteristics (Note4)	·					
Input Capacitance	C <sub>lss</sub>	.,	-	1150	-	PF
Output Capacitance	Coss	$V_{DS}$ =-20V, $V_{GS}$ =0V, F=1.0MHz	-	97	-	PF
Reverse Transfer Capacitance	C <sub>rss</sub>	Γ-1.UIVIΠZ	-	72	-	PF
Switching Characteristics (Note 4)	· ·					
Turn-on Delay Time	t <sub>d(on)</sub>		-	6.2	-	nS
Turn-on Rise Time	t <sub>r</sub>	$V_{DD}$ =-20V, $R_{L}$ =2 $\Omega$ $V_{GS}$ =-10V, $R_{GEN}$ =3 $\Omega$	-	8.4	-	nS
Turn-Off Delay Time	t <sub>d(off)</sub>		-	28	-	nS
Turn-Off Fall Time	t <sub>f</sub>		-	10	-	nS
Total Gate Charge	Qg	V <sub>DS</sub> =-20V,I <sub>D</sub> =-5A, V <sub>GS</sub> =-10V	-	19	-	nC
Gate-Source Charge	Q <sub>gs</sub>		-	4.4	-	nC
Gate-Drain Charge	Q <sub>gd</sub>	v <sub>GS</sub> 10 v	-	4.2	-	nC
Drain-Source Diode Characteristics	· ·		•			
Diode Forward Voltage (Note 3)	V <sub>SD</sub>	V <sub>GS</sub> =0V,I <sub>S</sub> =-6A	-	-	1.2	V
Diode Forward Current (Note 2)	I <sub>S</sub>		-	-	-6	Α


#### Notes:

- 1. Repetitive Rating: Pulse width limited by maximum junction temperature.
- 2. Surface Mounted on FR4 Board, t ≤ 10 sec.
- 3. Pulse Test: Pulse Width ≤ 300µs, Duty Cycle ≤ 2%.
- 4. Guaranteed by design, not subject to production




## **Test Circuit**


# 1) E<sub>AS</sub> Test Circuit



# 2) Gate Charge Test Circuit




# 3) Switch Time Test Circuit






### Typical Electrical and Thermal Characteristics (Curves)



**Figure 1 Output Characteristics** 



**Figure 2 Transfer Characteristics** 





Figure 3 Rdson-Drain Current



**Figure 4 Rdson-Junction Temperature** 




Figure 5 Gate Charge




Figure 6 Source- Drain Diode Forward






Figure 7 Capacitance vs Vds




Figure 9 BV<sub>DSS</sub> vs Junction Temperature




Figure 8 Safe Operation Area




Figure 10 V<sub>GS(th)</sub> vs Junction Temperature




Figure 11 Normalized Maximum Transient Thermal Impedance