

Description

The VSM120N05 uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. It can be used in a wide variety of applications.


General Features

- V_{DS} =55V, I_{D} =120A $R_{DS(ON)}$ < 5.5mΩ @ V_{GS} =10V (Typ:4.1mΩ)
- High density cell design for ultra low Rdson
- Fully characterized avalanche voltage and current
- Good stability and uniformity with high E_{AS}
- Excellent package for good heat dissipation
- Special process technology for high ESD capability

Application

- Power switching application
- Hard switched and high frequency circuits
- Uninterruptible power supply





Schematic Diagram

Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity	
VSM120N05-TC	VSM120N05	TO-220C	-	-	-	

Absolute Maximum Ratings (T_A=25℃unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V _{DS}	55	V
Gate-Source Voltage	V _G s	±20	V
Drain Current-Continuous	I _D	120	А
Drain Current-Continuous(T _C =100°C)	I _D (100℃)	85	Α
Pulsed Drain Current	I _{DM}	420	А
Maximum Power Dissipation	P _D	200	W
Derating factor		1.33	W/℃





Shenzhen VSEEI Semiconductor Co., Ltd

Single pulse avalanche energy (Note 5)	E _{AS}	1100	mJ
Operating Junction and Storage Temperature Range	T_{J} , T_{STG}	-55 To 175	$^{\circ}\!\mathbb{C}$

Thermal Characteristic

Thermal Resistance,Junction-to-Case ^(Note 2)	R ₀ JC	0.75	°C/W	
---	-------------------	------	------	--

Electrical Characteristics (T_A=25°Cunless otherwise noted)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Off Characteristics	•					
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V I _D =250μA	55	65	-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =55V,V _{GS} =0V	-	-	1	μΑ
Gate-Body Leakage Current	I _{GSS}	V _{GS} =±20V,V _{DS} =0V	-	-	±100	nA
On Characteristics (Note 3)	•					
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}$, $I_{D}=250\mu A$	2	3	4	V
Drain-Source On-State Resistance	R _{DS(ON)}	V _{GS} =10V, I _D =40A	-	4.1	5.5	mΩ
Forward Transconductance	g FS	V _{DS} =25V,I _D =40A	50	-	-	S
Dynamic Characteristics (Note4)						
Input Capacitance	C _{lss}	- V _{DS} =25V,V _{GS} =0V, - F=1.0MHz	-	4900	-	PF
Output Capacitance	Coss		-	470	-	PF
Reverse Transfer Capacitance	C _{rss}		-	460	-	PF
Switching Characteristics (Note 4)	•					
Turn-on Delay Time	t _{d(on)}		-	20	-	nS
Turn-on Rise Time	t _r	V_{DD} =30 V , I_{D} =2 A	-	19	-	nS
Turn-Off Delay Time	t _{d(off)}	V_{GS} =10V,R _{GEN} =2.5 Ω	-	70	-	nS
Turn-Off Fall Time	t _f		-	30	-	nS
Total Gate Charge	Qg	V 00VI 00A	-	125	-	nC
Gate-Source Charge	Q _{gs}	V _{DS} =30V,I _D =30A,	-	24	-	nC
Gate-Drain Charge	Q_{gd}	- V _{GS} =10V	-	49	-	nC
Drain-Source Diode Characteristics						
Diode Forward Voltage (Note 3)	V _{SD}	V _{GS} =0V,I _S =40A	-	-	1.2	V
Diode Forward Current (Note 2)	Is		-	-	120	Α
Reverse Recovery Time	t _{rr}	(Noto2)	-	37	-	nS
Reverse Recovery Charge	Qrr	Tj=25°C,I _F =75A,di/dt=100A/μs ^(Note3)	-	58	-	nC
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible	(turn-or	is domir	nated by L	S+LD)


Notes:

- 1. Repetitive Rating: Pulse width limited by maximum junction temperature.
- **2.** Surface Mounted on FR4 Board, $t \le 10$ sec.
- 3. Pulse Test: Pulse Width \leq 300 μ s, Duty Cycle \leq 2%.
- 4. Guaranteed by design, not subject to production
- **5.** EAS condition: Tj=25 $^{\circ}\text{C}$,VDD=28V,VG=10V,L=0.5mH,Rg=25 Ω




Test circuit


1) E_{AS} test Circuits



2) Gate charge test Circuit:



3) Switch Time Test Circuit:





Typical Electrical and Thermal Characteristics (Curves)




Figure 1 Output Characteristics




Figure 2 Transfer Characteristics




Figure 3 Rdson- Drain Current




Figure 4 Rdson-JunctionTemperature




Figure 5 Gate Charge




Figure 6 Source- Drain Diode Forward






Figure 7 Capacitance vs Vds




Figure 8 Safe Operation Area




Figure 9 BV_{DSS} vs Junction Temperature




Figure 10 V_{GS(th)} vs Junction Temperature




Figure 11 Normalized Maximum Transient Thermal Impedance