

Description

The VSM50N20 uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. It can be used in a wide variety of applications.


General Features

- $V_{DS} = 200V, I_D = 50A$ $R_{DS(ON)} < 40m\Omega @ V_{GS} = 10V$ (Typ:30mΩ)
- High density cell design for ultra low Rdson
- Fully characterized avalanche voltage and current
- Good stability and uniformity with high E_{AS}
- Excellent package for good heat dissipation
- Special process technology for high ESD capability

Application

- Power switching application
- Hard switched and high frequency circuits
- Uninterruptible power supply





TO-263

Schematic Diagram

Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VSM50N20-T3	VSM50N20	TO-263	-	-	-

Absolute Maximum Ratings (T_C=25 ℃unless otherwise noted)

Parameter	Symbol	Limit	Unit	
Drain-Source Voltage	VDS	200	V	
Gate-Source Voltage	Vgs	±20	V	
Drain Current-Continuous	I _D	50	А	
Drain Current-Continuous(T _C =100°C)	I _D (100℃)	35	Α	
Pulsed Drain Current	I _{DM}	200	А	
Maximum Power Dissipation	P _D	270	W	
Single pulse avalanche energy (Note 5)	E _{AS}	500	mJ	
Operating Junction and Storage Temperature Range	T_{J}, T_{STG}	-55 To 175	$^{\circ}$ C	

Thermal Characteristic

Thermal Resistance,Junction-to-Case ^(Note 2)	R _{θJC}	0.6	°C/W
---	------------------	-----	------



Electrical Characteristics (T_C=25°Cunless otherwise noted)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Off Characteristics	·	•				
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V I _D =250μA	200	220	-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =200V,V _{GS} =0V	-	-	1	μΑ
Gate-Body Leakage Current	I _{GSS}	V _{GS} =±20V,V _{DS} =0V	-	-	±100	nA
On Characteristics (Note 3)			•			•
Gate Threshold Voltage	V _{GS(th)}	$V_{DS}=V_{GS},I_{D}=250\mu A$	2	3	4	V
Drain-Source On-State Resistance	R _{DS(ON)}	V _{GS} =10V, I _D =28A	-	30	40	mΩ
Forward Transconductance	g FS	V _{DS} =10V,I _D =20A	25	-	-	S
Dynamic Characteristics (Note4)			•			•
Input Capacitance	C _{lss}	V/ 05\/\/ 0\/		5460		PF
Output Capacitance	C _{oss}	V_{DS} =25V, V_{GS} =0V, F=1.0MHz		603		PF
Reverse Transfer Capacitance	C_{rss}	F=1.0WHZ		161		PF
Switching Characteristics (Note 4)			•			•
Turn-on Delay Time	t _{d(on)}		-	17	-	nS
Turn-on Rise Time	t _r	V _{DD} =100V,I _D =28A	-	60	-	nS
Turn-Off Delay Time	t _{d(off)}	V_{GS} =10V, R_{GEN} =2.5 Ω	-	55	-	nS
Turn-Off Fall Time	t _f		-	48	-	nS
Total Gate Charge	Qg	\/ -400\/ L -20A		150		nC
Gate-Source Charge	Q _{gs}	V _{DS} =100V,I _D =28A,		25		nC
Gate-Drain Charge	Q_{gd}	V _{GS} =10V		50		nC
Drain-Source Diode Characteristics			•			•
Diode Forward Voltage (Note 3)	V _{SD}	V _{GS} =0V,I _S =20A	-	-	1.2	V
Diode Forward Current (Note 2)	Is	-	-	-	50	Α
Reverse Recovery Time	t _{rr}	TJ = 25°C, IF =28A	-	100	-	nS
Reverse Recovery Charge	Qrr	di/dt = 100A/µs ^(Note3)	-	320	-	nC
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				


Notes:

- 1. Repetitive Rating: Pulse width limited by maximum junction temperature.
- **2.** Surface Mounted on FR4 Board, $t \le 10$ sec.
- **3.** Pulse Test: Pulse Width ≤ 300μ s, Duty Cycle ≤ 2%.
- 4. Guaranteed by design, not subject to production
- **5.** EAS condition: Tj=25 $^{\circ}$ C,V_{DD}=50V,V_G=10V,L=0.5mH,Rg=25 Ω




Test Circuit


1) E_{AS} test Circuits



2) Gate charge test Circuit:



3) Switch Time Test Circuit:





Typical Electrical and Thermal Characteristics (Curves)




Figure 1 Output Characteristics




Figure 2 Transfer Characteristics




Figure 3 Rdson- Drain Current




Figure 4 Rdson-JunctionTemperature




Figure 5 Gate Charge




Figure 6 Source- Drain Diode Forward






Figure 7 Capacitance vs Vds




Figure 9 BV_{DSS} vs Junction Temperature




Figure 8 Safe Operation Area




Figure 10 I_D Current De-rating




Figure 11 Normalized Maximum Transient Thermal Impedance