

### **Description**

The VSM17N10 uses advanced trench technology and design to provide excellent  $R_{DS(ON)}$  with low gate charge. It can be used in a wide variety of applications.

#### **General Features**

V<sub>DS</sub> =100V,I<sub>D</sub> =17A

 $R_{DS(ON)} < 70 m\Omega @ V_{GS} = 10V ~ (Typ:56 m\Omega)$ 


 $R_{DS(ON)} < 85m\Omega @ V_{GS}=4.5V$  (Typ:65m $\Omega$ )

- High density cell design for ultra low Rdson
- Fully characterized avalanche voltage and current
- Good stability and uniformity with high E<sub>AS</sub>
- Excellent package for good heat dissipation
- Special process technology for high ESD capability

### **Application**

- Power switching application
- Hard switched and high frequency circuits





Schematic Diagram

## **Package Marking and Ordering Information**

| Device Marking | Device   | Device Package | Reel Size | Tape width | Quantity |
|----------------|----------|----------------|-----------|------------|----------|
| VSM17N10-T1    | VSM17N10 | TO-251         | -         | -          | -        |

## Absolute Maximum Ratings (T<sub>C</sub>=25 ℃unless otherwise noted)

| Parameter  | Symbol                | Limit      | Unit       |  |
|--|-----------------------|------------|------------|--|
| Drain-Source Voltage                             | V <sub>DS</sub>       | 100        | V          |  |
| Gate-Source Voltage                              | V <sub>G</sub> s      | ±20        | V          |  |
| Drain Current-Continuous                         | I <sub>D</sub>        | 17         | А          |  |
| Drain Current-Continuous(T <sub>C</sub> =100 °C) | I <sub>D</sub> (100℃) | 12         | Α          |  |
| Pulsed Drain Current                             | I <sub>DM</sub>       | 60         | Α          |  |
| Maximum Power Dissipation                        | P <sub>D</sub>        | 55         | W          |  |
| Single pulse avalanche energy (Note 5)           | E <sub>AS</sub>       | 28         | mJ         |  |
| Operating Junction and Storage Temperature Range | $T_{J}$ , $T_{STG}$   | -55 To 150 | $^{\circ}$ |  |





#### **Thermal Characteristic**

| Thermal Resistance, Junction-to-Case <sup>(Note 2)</sup> | R <sub>eJC</sub> | 2.27 | °C/W |
|--|------------------|------|------|
|--|------------------|------|------|

## Electrical Characteristics (T<sub>C</sub>=25°C unless otherwise noted)

| Parameter                          | Symbol              | Condition   | Min | Тур  | Max  | Unit |
|------------------------------------|---------------------|---|-----|------|------|------|
| Off Characteristics                | ·                   |   | •   |      |      |      |
| Drain-Source Breakdown Voltage     | BV <sub>DSS</sub>   | V <sub>GS</sub> =0V I <sub>D</sub> =250µA   | 100 | 110  | -    | V    |
| Zero Gate Voltage Drain Current    | I <sub>DSS</sub>    | V <sub>DS</sub> =100V,V <sub>GS</sub> =0V   | -   | -    | 1    | μΑ   |
| Gate-Body Leakage Current          | I <sub>GSS</sub>    | V <sub>GS</sub> =±20V,V <sub>DS</sub> =0V   | -   | -    | ±100 | nA   |
| On Characteristics (Note 3)        | •                   |   | •   | •    |      |      |
| Gate Threshold Voltage             | $V_{GS(th)}$        | $V_{DS}=V_{GS}$ , $I_{D}=250\mu A$  | 1.2 | 1.8  | 2.5  | V    |
| Davis Course On Otata Basistan     | R <sub>DS(ON)</sub> | V <sub>GS</sub> =10V, I <sub>D</sub> =5A  | -   | 56   | 70   | mΩ   |
| Drain-Source On-State Resistance   |                     | V <sub>GS</sub> =4.5V, I <sub>D</sub> =3A   |     | 65   | 85   |      |
| Forward Transconductance           | g <sub>FS</sub>     | V <sub>DS</sub> =5V,I <sub>D</sub> =5A  | 12  | -    | -    | S    |
| Dynamic Characteristics (Note4)    | •                   |   | •   | •    |      |      |
| Input Capacitance                  | C <sub>lss</sub>    | V <sub>DS</sub> =25V,V <sub>GS</sub> =0V,   | -   | 1350 | -    | PF   |
| Output Capacitance                 | C <sub>oss</sub>    |   | -   | 240  | -    | PF   |
| Reverse Transfer Capacitance       | C <sub>rss</sub>    | F=1.0MHz  | -   | 180  | -    | PF   |
| Switching Characteristics (Note 4) | •                   |   | •   |      |      |      |
| Turn-on Delay Time                 | t <sub>d(on)</sub>  | $V_{DD}$ =30V,R <sub>L</sub> =15 $\Omega$<br>$V_{GS}$ =10V,R <sub>G</sub> =2.5 $\Omega$ | -   | 13.8 | -    | nS   |
| Turn-on Rise Time                  | t <sub>r</sub>      |   | -   | 9.3  | -    | nS   |
| Turn-Off Delay Time                | t <sub>d(off)</sub> |   | -   | 43.8 | -    | nS   |
| Turn-Off Fall Time                 | t <sub>f</sub>      |   | -   | 11.4 | -    | nS   |
| Total Gate Charge                  | Qg                  | V <sub>DS</sub> =30V,I <sub>D</sub> =5A,  | -   | 30   |      | nC   |
| Gate-Source Charge                 | Q <sub>gs</sub>     |   | -   | 6.4  | -    | nC   |
| Gate-Drain Charge                  | Q <sub>gd</sub>     | V <sub>GS</sub> =10V  | -   | 8.6  | -    | nC   |
| Drain-Source Diode Characteristics | <u>'</u>            |   |     |      |      |      |
| Diode Forward Voltage (Note 3)     | V <sub>SD</sub>     | V <sub>GS</sub> =0V,I <sub>S</sub> =17A   | -   | _    | 1.2  | V    |
| Diode Forward Current (Note 2)     | Is                  |   | -   | -    | 17   | А    |
| Forward Turn-On Time               | t <sub>on</sub>     | Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)                    |     |      |      |      |


#### Notes:

- 1. Repetitive Rating: Pulse width limited by maximum junction temperature.
- 2. Surface Mounted on FR4 Board, t ≤ 10 sec.
- 3. Pulse Test: Pulse Width  $\leq$  300µs, Duty Cycle  $\leq$  2%.
- 4. Guaranteed by design, not subject to production
- **5.** EAS condition: Tj=25  $^{\circ}\text{C}$  ,VDD=50V,VG=10V,L=0.5mH,Rg=25 $\Omega$




## **Test Circuit**


# 1) E<sub>AS</sub> test Circuit



# 2) Gate charge test Circuit




## 3) Switch Time Test Circuit










**Figure 1 Output Characteristics** 



**Figure 2 Transfer Characteristics** 




Figure 3 Rdson- Drain Current




Figure 4 Rdson-JunctionTemperature




Figure 5 Gate Charge




Figure 6 Source- Drain Diode Forward






Figure 7 Capacitance vs Vds




Figure 8 Safe Operation Area




Figure 9 BV<sub>DSS</sub> vs Junction Temperature





Figure 10 V<sub>GS(th)</sub> vs Junction Temperature



**Figure 11 Normalized Maximum Transient Thermal Impedance**