

### **Description**


The VSM6N10 uses advanced trench technology and design to provide excellent  $R_{DS(ON)}$  with low gate charge. It can be used in a wide variety of applications.

#### **General Features**

- $V_{DS} = 100V, I_D = 6A$  $R_{DS(ON)} < 140m\Omega @ V_{GS} = 10V$  (Typ:110m $\Omega$ )
- High density cell design for ultra low Rdson
- Fully characterized avalanche voltage and current
- Excellent package for good heat dissipation
- Pb free terminal plating
- RoHS compliant
- Halogen free

### **Application**

- Power switching application
- Hard switched and high frequency circuits
- Uninterruptible power supply



# **Package Marking and Ordering Information**

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VSM6N10-S23	VSM6N10	SOT-223	Ø330mm	12mm	2500 units

#### Absolute Maximum Ratings (T<sub>A</sub>=25 ℃ unless otherwise noted)

<b>5</b> \ 7.	,		
Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V <sub>DS</sub>	100	V
Gate-Source Voltage	V <sub>GS</sub>	±20	V
Drain Current-Continuous	I <sub>D</sub>	6	А
Drain Current-Continuous(T <sub>C</sub> =100℃)	I <sub>D</sub> (100°C)	4.2	А
Drain Current-Pulsed (Note 1)	I <sub>DM</sub>	24	А
Maximum Power Dissipation	P <sub>D</sub>	3	W
Operating Junction and Storage Temperature Range	T <sub>J</sub> ,T <sub>STG</sub>	-55 To 150	°C

#### **Thermal Characteristic**

Thermal Resistance,Junction-to-Ambient (Note 2)	R <sub>0JA</sub>	71	°C/W
Thermal Resistance, Junction-to-Case (Note 2)(Drain)	R <sub>eJC</sub>	41.7	°C/W

#### **Electrical Characteristics (T<sub>A</sub>=25**°C unless otherwise noted)

Parameter	Symbol	Condition	Min	Тур	Max	Unit		
Off Characteristics								
Drain-Source Breakdown Voltage	BV <sub>DSS</sub>	V <sub>GS</sub> =0V I <sub>D</sub> =250μA	100	110	-	V		



Parameter	Symbol	Condition	Min	Тур	Max	Unit
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> =100V,V <sub>GS</sub> =0V	-	-	1	μΑ
Gate-Body Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> =±20V,V <sub>DS</sub> =0V	-	-	±100	nA
On Characteristics (Note 3)			•	•		
Gate Threshold Voltage	V <sub>GS(th)</sub>	$V_{DS}=V_{GS},I_{D}=250\mu A$	1.2	1.8	2.5	V
Drain-Source On-State Resistance	R <sub>DS(ON)</sub>	V <sub>GS</sub> =10V, I <sub>D</sub> =5A	-	110	140	mΩ
Forward Transconductance	<b>g</b> FS	$V_{DS}=5V,I_{D}=5A$	-	8	-	S
Dynamic Characteristics (Note4)			•	•		•
Input Capacitance	C <sub>lss</sub>	V <sub>DS</sub> =25V,V <sub>GS</sub> =0V,	-	690	-	PF
Output Capacitance	Coss		-	120	-	PF
Reverse Transfer Capacitance	C <sub>rss</sub>	F=1.0MHz	-	90	-	PF
Switching Characteristics (Note 4)			•	•		•
Turn-on Delay Time	t <sub>d(on)</sub>	$V_{DD}$ =50V, $R_L$ =15 $\Omega$ $V_{GS}$ =10V, $R_G$ =2.5 $\Omega$	-	11	-	nS
Turn-on Rise Time	t <sub>r</sub>		-	7.4	-	nS
Turn-Off Delay Time	t <sub>d(off)</sub>		-	35	-	nS
Turn-Off Fall Time	t <sub>f</sub>		-	9.1	-	nS
Total Gate Charge	Qg	V <sub>DS</sub> =50V,I <sub>D</sub> =5A, V <sub>GS</sub> =10V	-	15.5		nC
Gate-Source Charge	Q <sub>gs</sub>		-	3.2	-	nC
Gate-Drain Charge	$Q_{gd}$	V <sub>GS</sub> =10V	-	4.7	-	nC
Drain-Source Diode Characteristics			,	•		
Diode Forward Voltage (Note 3)	$V_{SD}$	V <sub>GS</sub> =0V,I <sub>S</sub> =6A	-	-	1.2	V
Diode Forward Current (Note 2)	Is		-	-	6	Α


### Notes:

- 1. Repetitive Rating: Pulse width limited by maximum junction temperature.
- **2.** Surface Mounted on FR4 Board,  $t \le 10$  sec.
- 3. Pulse Test: Pulse Width  $\leq$  300µs, Duty Cycle  $\leq$  2%.
- 4. Guaranteed by design, not subject to product




# **Test Circuit**


# 1) E<sub>AS</sub> test circuit



# 2) Gate charge test circuit



# 3) Switch Time Test Circuit





# **Typical Electrical and Thermal Characteristics (curves)**

Figure 1. Source-Drain Diode Forward Voltage




Figure 3. Output characteristics




Figure 5. Static drain-source on resistance




Figure 2. Safe operating area




Figure 4. Transfer characteristics




Figure 6. R<sub>DS(ON)</sub> vs Junction Temperature






Figure 7. BV<sub>DSS</sub> vs Junction Temperature




Figure 8. V<sub>GS(th)</sub> vs Junction Temperature




Figure9. Gate charge waveforms





Figure 10. Capacitance






Figure 11. Normalized Maximum Transient Thermal Impedance






Figure 12.  $I_D$  vs Junction Temperature