

## **Description**

The VSM15P05 uses advanced trench technology and design to provide excellent  $R_{DS(ON)}$  with low gate charge. It can be used in a wide variety of applications.


#### **General Features**

- $V_{DS}$  =-55V, $I_{D}$  =-15A  $R_{DS(ON)}$  <75m $\Omega$  @  $V_{GS}$ =-10V
- High density cell design for ultra low Rdson
- Fully characterized avalanche voltage and current
- Excellent package for good heat dissipation

## **Application**

- Power switching application
- Hard switched and high frequency circuits
- DC-DC converter





Schematic Diagram

#### Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VSM15P05-TC	VSM15P05	TO-220C	-	-	-

## Absolute Maximum Ratings (T<sub>c</sub>=25℃unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V <sub>DS</sub>	-55	V
Gate-Source Voltage	V <sub>G</sub> s	±20	V
Drain Current-Continuous	I <sub>D</sub>	-15	А
Drain Current-Continuous(T <sub>C</sub> =100 °C)	I <sub>D</sub> (100°C)	-10	Α
Pulsed Drain Current	I <sub>DM</sub>	-50	Α
Maximum Power Dissipation	P <sub>D</sub>	45	W
Operating Junction and Storage Temperature Range	$T_J, T_{STG}$	-55 To 175	$^{\circ}$



## **Thermal Characteristic**

Thermal Resistance ,Junction-to-Case <sup>(Note 2)</sup>	R <sub>eJC</sub>	3.3	°C/W	
--	------------------	-----	------	--

# **Electrical Characteristics (Tc=25°Cunless otherwise noted)**

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV <sub>DSS</sub>	V <sub>GS</sub> =0V I <sub>D</sub> =-250μA	-55	-	-	V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> =-55V,V <sub>GS</sub> =0V	-	-	1	μA
Gate-Body Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> =±20V,V <sub>DS</sub> =0V	-	-	±100	nA
On Characteristics (Note 3)						
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> =V <sub>GS</sub> ,I <sub>D</sub> =-250μA	-1.5	-2.6	-3.5	V
Drain-Source On-State Resistance	R <sub>DS(ON)</sub>	V <sub>GS</sub> =-10V, I <sub>D</sub> =-5A	-	60	75	mΩ
Forward Transconductance	<b>g</b> FS	V <sub>DS</sub> =-15V,I <sub>D</sub> =-5A	16	-	-	S
Dynamic Characteristics (Note4)						
Input Capacitance	C <sub>lss</sub>	V <sub>DS</sub> =-20V,V <sub>GS</sub> =0V,	-	1450	-	PF
Output Capacitance	C <sub>oss</sub>		-	145	-	PF
Reverse Transfer Capacitance	C <sub>rss</sub>	F=1.0MHz	-	110	-	PF
Switching Characteristics (Note 4)						
Turn-on Delay Time	t <sub>d(on)</sub>	$V_{DD}$ =-30V, , $R_L$ =30 $\Omega$ $V_{GS}$ =-10V, $R_{GEN}$ =6 $\Omega$	-	8	-	nS
Turn-on Rise Time	t <sub>r</sub>		-	9	-	nS
Turn-Off Delay Time	t <sub>d(off)</sub>		-	65	-	nS
Turn-Off Fall Time	t <sub>f</sub>		-	30	-	nS
Total Gate Charge	Qg	V <sub>DS</sub> =-30V,I <sub>D</sub> =-5A, V <sub>GS</sub> =-10V	-	26	-	nC
Gate-Source Charge	Q <sub>gs</sub>		-	4.5	-	nC
Gate-Drain Charge	$Q_{gd}$	v <sub>GS</sub> 10v	-	7	-	nC
Drain-Source Diode Characteristics						
Diode Forward Voltage (Note 3)	V <sub>SD</sub>	$V_{GS}=0V,I_{S}=-5A$	-	-	1.2	V
Diode Forward Current (Note 2)	Is		-	-	-15	А


#### Notes:

- 1. Repetitive Rating: Pulse width limited by maximum junction temperature.
- **2.** Surface Mounted on FR4 Board,  $t \le 10$  sec.
- 3. Pulse Test: Pulse Width ≤ 300µs, Duty Cycle ≤ 2%.
- 4. Guaranteed by design, not subject to production




# **Test Circuit**


# 1) E<sub>AS</sub> Test Circuit



# 2) Gate Charge Test Circuit




# 3) Switch Time Test Circuit






## Typical Electrical and Thermal Characteristics (Curves)



**Figure 1 Output Characteristics** 



**Figure 2 Transfer Characteristics** 





Figure 3 Rdson- Drain Current



**Figure 4 Rdson-Junction Temperature** 




Figure 5 Gate Charge




Figure 6 Source- Drain Diode Forward






Figure 7 Capacitance vs Vds




Figure 9 BV<sub>DSS</sub> vs Junction Temperature




Figure 8 Safe Operation Area




Figure 10 V<sub>GS(th)</sub> vs Junction Temperature




Figure 11 Normalized Maximum Transient Thermal Impedance