

## Description

The VSM2312 uses advanced trench technology to provide excellent  $R_{DS(ON)}$ , low gate charge and operation with gate voltages as low as 2.5V. This device is suitable for use as a battery protection or in other switching application.

## General Features


- $V_{DS} = 20V, I_D = 4.5A$   
 $R_{DS(ON)} < 40m\Omega @ V_{GS}=2.5V$   
 $R_{DS(ON)} < 33m\Omega @ V_{GS}=4.5V$
- High power and current handling capability
- Lead free product is acquired
- Surface mount package

## Application

- Battery protection
- Load switch
- Power management



SOT-23-3



Schematic Diagram

## Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VSM2312-S2	VSM2312	SOT-23-3	Ø180mm	8 mm	3000 units

## Absolute Maximum Ratings ( $T_A=25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	$V_{DS}$	20	V
Gate-Source Voltage	$V_{GS}$	$\pm 12$	V
Continuous Drain Current	$I_D$	4.5	A
		3.6	
Drain Current-Pulsed (Note 1)	$I_{DM}$	15	A
Maximum Power Dissipation	$P_D$	1.25	W
Operating Junction and Storage Temperature Range	$T_J, T_{STG}$	-55 To 150	$^\circ\text{C}$

## Thermal Characteristic

Thermal Resistance, Junction-to-Ambient (Note 2)	$R_{\theta JA}$	100	$^\circ\text{C/W}$
--	-----------------	-----	--------------------

## Electrical Characteristics ( $T_A=25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	$BV_{DSS}$	$V_{GS}=0V, I_D=250\mu A$	20	21.5	-	V

Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> =20V, V <sub>GS</sub> =0V	-	-	1	μA
Gate-Body Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> =±12V, V <sub>DS</sub> =0V	-	-	±100	nA
On Characteristics (Note 3)						
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250μA	0.5	0.65	1.0	V
Drain-Source On-State Resistance	R <sub>DS(ON)</sub>	V <sub>GS</sub> =2.5V, I <sub>D</sub> =4.0 A	-	21	40	mΩ
		V <sub>GS</sub> =4.5V, I <sub>D</sub> =4.5A	-	18	33	mΩ
Forward Transconductance	g <sub>FS</sub>	V <sub>DS</sub> =10V, I <sub>D</sub> =4A	-	10	-	S
Dynamic Characteristics (Note4)						
Input Capacitance	C <sub>iss</sub>	V <sub>DS</sub> =8V, V <sub>GS</sub> =0V, F=1.0MHz	-	500	-	PF
Output Capacitance	C <sub>OSS</sub>		-	295	-	PF
Reverse Transfer Capacitance	C <sub>rSS</sub>		-	96	-	PF
Switching Characteristics (Note 4)						
Turn-on Delay Time	t <sub>d(on)</sub>	V <sub>DD</sub> =10V, I <sub>D</sub> =1A V <sub>GS</sub> =4.5V, R <sub>GEN</sub> =6Ω	-	11	-	nS
Turn-on Rise Time	t <sub>r</sub>		-	30	-	nS
Turn-Off Delay Time	t <sub>d(off)</sub>		-	35	-	nS
Turn-Off Fall Time	t <sub>f</sub>		-	10	-	nS
Total Gate Charge	Q <sub>g</sub>	V <sub>DS</sub> =10V, I <sub>D</sub> =3A, V <sub>GS</sub> =4.5V	-	10	15	nC
Gate-Source Charge	Q <sub>gs</sub>		-	2.3	-	nC
Gate-Drain Charge	Q <sub>gd</sub>		-	2.9	-	nC
Drain-Source Diode Characteristics						
Diode Forward Voltage (Note 3)	V <sub>SD</sub>	V <sub>GS</sub> =0V, I <sub>S</sub> =1A	-	-	1.2	V
Diode Forward Current (Note 2)	I <sub>S</sub>		-	-	4.5	A

## Notes:

1. Repetitive rating: pulse width limited by maximum junction temperature.
2. Surface mounted on FR4 Board,  $t \leq 10$  sec.
3. Pulse test: pulse width  $\leq 300\mu s$ , duty cycle  $\leq 2\%$ .
4. Guaranteed by design, not subject to production


## Typical Electrical and Thermal Characteristics




**Figure 1: Switching Test Circuit**




**Figure 2: Switching Waveforms**




**Figure 3 Power Dissipation**









**Figure 4 Drain Current**




**Figure 5 Output Characteristics**




**Figure 6 Drain-Source On-Resistance**


**Figure 7 Transfer Characteristics**

**Figure 9 Rdson vs. Vgs**

**Figure 11 Gate Charge**

**Figure 8 Drain-Source On-Resistance**

**Figure 10 Capacitance vs Vds**

**Figure 12 Source- Drain Diode Forward**



**Figure 13 Safe Operation Area**



**Figure 14 Normalized Maximum Transient Thermal Impedance**