

Description

The VST06N072 uses **Super Trench** technology that is uniquely optimized to provide the most efficient high frequency switching performance. Both conduction and switching power losses are minimized due to an extremely low combination of $R_{\text{DS(ON)}}$ and Q_g . This device is ideal for high-frequency switching and synchronous rectification.

General Features

V_{DS} =60V,I_D =90A


 $R_{DS(ON)} < 8.0 \text{m}\Omega$ @ $V_{GS} = 10V$ (Typ:7.2m Ω) $R_{DS(ON)} < 9.5 \text{m}\Omega$ @ $V_{GS} = 4.5V$ (Typ:8.6m Ω)

- Excellent gate charge x R_{DS(on)} product
- Very low on-resistance R_{DS(on)}
- Pb-free lead plating
- 100% UIS tested

Application

- DC/DC Converter
- Ideal for high-frequency switching and synchronous rectification





TO-252

Schematic Diagram

Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VST06N072-T2	VST06N072	TO-252	-	-	-

Absolute Maximum Ratings (T_C=25℃unless otherwise noted)

Parameter	Symbol	Limit	Unit	
Drain-Source Voltage	V _{DS}	60	V	
Gate-Source Voltage	V _G s	±20	V	
Drain Current-Continuous (Silicon Limited)	I _D	90	А	
Drain Current-Continuous(T _C =100°C)	I _D (100℃)	63.6	Α	
Pulsed Drain Current	I _{DM}	360	Α	
Maximum Power Dissipation	P _D	85	W	
Derating factor		0.68	W/℃	
Single pulse avalanche energy (Note 5)	E _{AS} 320		mJ	
Operating Junction and Storage Temperature Range	T _J ,T _{STG} -55 To 175		$^{\circ}$ C	

Thermal Characteristic

Thermal Resistance,Junction-to-Case ^(Note 2)	R _{θJC}	1.76	°C/W
---	------------------	------	------



Electrical Characteristics (T_C=25°C unless otherwise noted)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Off Characteristics			•			
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V I _D =250μA	60		-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =60V,V _{GS} =0V	-	-	1	μΑ
Gate-Body Leakage Current	I _{GSS}	V _{GS} =±20V,V _{DS} =0V	-	-	±100	nA
On Characteristics (Note 3)	<u> </u>					
Gate Threshold Voltage	V _{GS(th)}	$V_{DS}=V_{GS}$, $I_{D}=250\mu A$	1.2	1.7	2.5	V
Drain-Source On-State Resistance	В	V _{GS} =10V, I _D =45A	-	7.2	8.0	mΩ
	R _{DS(ON)}	V _{GS} =4.5V, I _D =45A	-	8.6	9.5	mΩ
Forward Transconductance	g FS	V _{DS} =5V,I _D =45A	-	35	-	S
Dynamic Characteristics (Note4)	<u> </u>					
Input Capacitance	C _{lss}		-	2100	-	PF
Output Capacitance	C _{oss}	V_{DS} =30V, V_{GS} =0V, F=1.0MHz	-	359	-	PF
Reverse Transfer Capacitance	C _{rss}	r-1.0lvinz	-	12	-	PF
Switching Characteristics (Note 4)	<u> </u>					
Turn-on Delay Time	t _{d(on)}	V _{DD} =30V,I _D =45A	-	8	-	nS
Turn-on Rise Time	t _r		-	2	-	nS
Turn-Off Delay Time	t _{d(off)}	V_{GS} =10 V , R_{G} =4.7 Ω	-	29	-	nS
Turn-Off Fall Time	t _f		-	4	-	nS
Total Gate Charge	Qg		-	36.6		nC
Gate-Source Charge	Q _{gs}	$V_{DS}=30V, I_{D}=45A,$	-	6.7		nC
Gate-Drain Charge	Q _{gd}	V _{GS} =10V	-	5.8		nC
Drain-Source Diode Characteristics			•			
Diode Forward Voltage (Note 3)	V _{SD}	V _{GS} =0V,I _S =45A	-		1.2	V
Diode Forward Current (Note 2)	Is		-	-	90	Α
Reverse Recovery Time	t _{rr}	$T_J = 25$ °C, $I_F = I_S$	-	38		nS
Reverse Recovery Charge	Qrr	$di/dt = 100A/\mu s^{(Note3)}$	-	48		nC


Notes:

- 1. Repetitive Rating: Pulse width limited by maximum junction temperature.
- 2. Surface Mounted on FR4 Board, $t \le 10$ sec.
- 3. Pulse Test: Pulse Width \leq 300 μ s, Duty Cycle \leq 2%.
- 4. Guaranteed by design, not subject to production
- 5. EAS condition : Tj=25 $^{\circ}\text{C}$,V_DD=30V,V_G=10V,L=0.5mH,Rg=25 Ω




Test Circuit


1) E_{AS} test Circuit



2) Gate charge test Circuit



3) Switch Time Test Circuit










Figure 1 Output Characteristics




Figure 2 Transfer Characteristics




Figure 3 Rdson-Drain Current




Figure 4 Rdson-JunctionTemperature




Figure 5 Gate Charge




Figure 6 Source- Drain Diode Forward






Figure 7 Capacitance vs Vds




Figure 9 Power De-rating




Figure 8 Safe Operation Area




Figure 10 Current De-rating




Figure 11 Normalized Maximum Transient Thermal Impedance