

Description


The VSM7N06 uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. It can be used in a wide variety of applications.

General Features


- $V_{DS} = 60V, I_D = 7A$
 $R_{DS(ON)} < 30m\Omega @ V_{GS} = 10V$ (Typ: $24m\Omega$)
 $R_{DS(ON)} < 35m\Omega @ V_{GS} = 4.5V$ (Typ: $27m\Omega$)
- High density cell design for ultra low R_{dson}
- Fully characterized avalanche voltage and current
- Low gate to drain charge to reduce switching losses

Application

- Power switching application
- Hard switched and high frequency circuits
- Uninterruptible power supply



SOP-8



Schematic Diagram

Package Marking and Ordering Information

| Device Marking | Device | Device Package | Reel Size | Tape width | Quantity |
|----------------|---------|----------------|-----------|------------|------------|
| VSM7N06-S8 | VSM7N06 | SOP-8 | Ø330mm | 12mm | 2500 units |

Absolute Maximum Ratings ($T_A = 25^\circ C$ unless otherwise noted)

| Parameter | Symbol | Limit | Unit |
|--|---------------------|------------|------------|
| Drain-Source Voltage | V_{DS} | 60 | V |
| Gate-Source Voltage | V_{GS} | ± 20 | V |
| Drain Current-Continuous | I_D | 7 | A |
| Drain Current-Continuous ($T_C = 100^\circ C$) | $I_D (100^\circ C)$ | 5 | A |
| Pulsed Drain Current | I_{DM} | 40 | A |
| Maximum Power Dissipation | P_D | 2.1 | W |
| Operating Junction and Storage Temperature Range | T_J, T_{STG} | -55 To 150 | $^\circ C$ |

Thermal Characteristic

| | | | |
|---|-----------------|----|--------------|
| Thermal Resistance, Junction-to-Ambient ^(Note 2) | $R_{\theta JA}$ | 60 | $^\circ C/W$ |
|---|-----------------|----|--------------|

Electrical Characteristics (T_A=25°C unless otherwise noted)


| Parameter | Symbol | Condition | Min | Typ | Max | Unit |
|---|---------------------|--|-----|------|------|------|
| Off Characteristics | | | | | | |
| Drain-Source Breakdown Voltage | BV _{DSS} | V _{GS} =0V I _D =250μA | 60 | 69 | - | V |
| Zero Gate Voltage Drain Current | I _{DSS} | V _{DS} =60V, V _{GS} =0V | - | - | 1 | μA |
| Gate-Body Leakage Current | I _{GSS} | V _{GS} =±20V, V _{DS} =0V | - | - | ±100 | nA |
| On Characteristics ^(Note 3) | | | | | | |
| Gate Threshold Voltage | V _{GS(th)} | V _{DS} =V _{GS} , I _D =250μA | 1.0 | 1.4 | 2.0 | V |
| Drain-Source On-State Resistance | R _{DS(ON)} | V _{GS} =10V, I _D =7A | | 24 | 30 | mΩ |
| | | V _{GS} =4.5V, I _D =6A | | 27 | 35 | mΩ |
| Forward Transconductance | g _{FS} | V _{DS} =5V, I _D =7A | | 20 | - | S |
| Dynamic Characteristics ^(Note4) | | | | | | |
| Input Capacitance | C _{iss} | V _{DS} =25V, V _{GS} =0V, F=1.0MHz | | 1920 | | PF |
| Output Capacitance | C _{oss} | | | 155 | | PF |
| Reverse Transfer Capacitance | C _{rss} | | | 116 | | PF |
| Switching Characteristics ^(Note 4) | | | | | | |
| Turn-on Delay Time | t _{d(on)} | V _{DS} =30V, R _L =4.7Ω V _{GS} =10V, R _{GEN} =3Ω | - | 8 | - | nS |
| Turn-on Rise Time | t _r | | - | 5 | - | nS |
| Turn-Off Delay Time | t _{d(off)} | | - | 29 | - | nS |
| Turn-Off Fall Time | t _f | | - | 6 | - | nS |
| Total Gate Charge | Q _g | V _{DS} =30V, I _D =7A, V _{GS} =10V | - | 50 | - | nC |
| Gate-Source Charge | Q _{gs} | | - | 8 | - | nC |
| Gate-Drain Charge | Q _{gd} | | - | 16 | - | nC |
| Drain-Source Diode Characteristics | | | | | | |
| Diode Forward Voltage ^(Note 3) | V _{SD} | V _{GS} =0V, I _S =7A | - | - | 1.2 | V |
| Diode Forward Current ^(Note 2) | I _S | | - | - | 7 | A |
| Reverse Recovery Time | t _{rr} | T _J = 25°C, I _F =7A di/dt = 100A/μs ^(Note3) | - | 35 | - | nS |
| Reverse Recovery Charge | Q _{rr} | | - | 43 | - | nC |
| Forward Turn-On Time | t _{on} | Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD) | | | | |

Notes:


1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board, t ≤ 10 sec.
3. Pulse Test: Pulse Width ≤ 300μs, Duty Cycle ≤ 2%.
4. Guaranteed by design, not subject to production

Test Circuit


1) E_{AS} test Circuits



2) Gate charge test Circuit



3) Switch Time Test Circuit



Typical Electrical and Thermal Characteristics (Curves)




Figure 1 Output Characteristics




Figure 2 Transfer Characteristics




Figure 3 Rdson- Drain Current




Figure 4 Rdson-Junction Temperature




Figure 5 Gate Charge









Figure 6 Source- Drain Diode Forward


Figure 7 Capacitance vs Vds

Figure 9 Power De-rating

Figure 8 Safe Operation Area

Figure 10 Current De-rating

Figure 11 Normalized Maximum Transient Thermal Impedance