

Description

The VSM57N10 uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. It can be used in a wide variety of applications.


General Features

- $V_{DS} = 100V, I_D = 59A$ $R_{DS(ON)} < 15mΩ @ V_{GS} = 10V$ (Typ:11mΩ)
- Special process technology for high ESD capability
- High density cell design for ultra low Rdson
- Fully characterized avalanche voltage and current
- Good stability and uniformity with high E_{AS}
- Excellent package for good heat dissipation

Application

- Power switching application
- Hard switched and high frequency circuits
- Uninterruptible power supply





Schematic Diagram

Package Marking and Ordering Information

	0				
Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VSM57N10-TC	VSM57N10	TO-220C	-	-	-

Absolute Maximum Ratings (T_C=25 ℃unless otherwise noted)

Parameter	Symbol	Limit	Unit	
Drain-Source Voltage	VDS	100	V	
Gate-Source Voltage	Vgs	±20	V	
Drain Current-Continuous	I _D	59	А	
Drain Current-Continuous(T _C =100 °C)	I _D (100℃)	42	А	
Pulsed Drain Current	I _{DM}	240	А	
Maximum Power Dissipation	P _D	180	W	
Derating factor		1.2	W/°C	
Single pulse avalanche energy (Note 5)	E _{AS}	580	mJ	
Operating Junction and Storage Temperature Range	T_{J}, T_{STG}	-55 To 175	$^{\circ}$ C	



Thermal Characteristic

Thermal Resistance, Junction-to-Case (************************ R _{BJC} 0.83 °C/W

Electrical Characteristics (T_C=25°Cunless otherwise noted)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Off Characteristics	·					
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V I _D =250μA	100	110	-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =100V,V _{GS} =0V	-	-	1	μΑ
Gate-Body Leakage Current	I _{GSS}	V _{GS} =±20V,V _{DS} =0V	-	-	±100	nA
On Characteristics (Note 3)	·					
Gate Threshold Voltage	V _{GS(th)}	$V_{DS}=V_{GS}$, $I_{D}=250\mu A$	2	3	4	V
Drain-Source On-State Resistance	R _{DS(ON)}	V _{GS} =10V, I _D =28A	-	11	15	mΩ
Forward Transconductance	G FS	V _{DS} =25V,I _D =28A	32	-	-	S
Dynamic Characteristics (Note4)			•			
Input Capacitance	C _{lss}		-	4900	-	PF
Output Capacitance	C _{oss}	$V_{DS}=25V, V_{GS}=0V,$	-	400	-	PF
Reverse Transfer Capacitance	C _{rss}	F=1.0MHz	-	390	-	PF
Switching Characteristics (Note 4)			•			
Turn-on Delay Time	t _{d(on)}		-	12	-	nS
Turn-on Rise Time	t _r	V _{DD} =50V,I _D =28A	-	55	-	nS
Turn-Off Delay Time	t _{d(off)}	V_{GS} =10 V , R_{GEN} =2.5 Ω	-	45	-	nS
Turn-Off Fall Time	t _f		-	47	-	nS
Total Gate Charge	Qg	- V _{DS} =80V,I _D =28A,	-	95	-	nC
Gate-Source Charge	Q _{gs}		-	18	-	nC
Gate-Drain Charge	Q_{gd}	V _{GS} =10V	-	25	-	nC
Drain-Source Diode Characteristics			•			
Diode Forward Voltage (Note 3)	V_{SD}	V _{GS} =0V,I _S =59A	-	0.85	1.2	V
Diode Forward Current (Note 2)	Is	-	-	-	59	Α
Reverse Recovery Time	t _{rr}	TJ = 25°C, IF = 59A	-	37	-	nS
Reverse Recovery Charge	Qrr	di/dt = 100A/µs ^(Note3)	-	58	-	nC
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

Notes:

- 1. Repetitive Rating: Pulse width limited by maximum junction temperature.
- 2. Surface Mounted on FR4 Board, t ≤ 10 sec.
- 3. Pulse Test: Pulse Width \leq 300 μ s, Duty Cycle \leq 2%.
- **4.** Guaranteed by design, not subject to production
- **5.** EAS condition: Tj=25 $^{\circ}$ C,V_{DD}=50V,V_G=10V,L=0.5mH,Rg=25 Ω




Test Circuit


1) E_{AS} test Circuit



2) Gate charge test Circuit



3) Switch Time Test Circuit





Typical Electrical and Thermal Characteristics (Curves)




Figure 1 Output Characteristics




Figure 2 Transfer Characteristics




Figure 3 Rdson- Drain Current




Figure 4 Rdson-JunctionTemperature




Figure 5 Gate Charge




Figure 6 Source- Drain Diode Forward






Figure 7 Capacitance vs Vds




Figure 8 Safe Operation Area




Figure 9 BV_{DSS} vs Junction Temperature




Figure 10 V_{GS(th)} vs Junction Temperature




Figure 11 Normalized Maximum Transient Thermal Impedance