

Description

The VSM120N04 uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. It can be used in a wide variety of applications.

General Features

V_{DS} =40V,I_D =120A

 $R_{DS(ON)}$ <4 m Ω @ V_{GS} =10V


 $R_{DS(ON)}$ <7 m Ω @ V_{GS} =4.5V

- High density cell design for ultra low Rdson
- Fully characterized avalanche voltage and current
- Good stability and uniformity with high E_{AS}
- Excellent package for good heat dissipation
- Special process technology for high ESD capability

Application

- Load switching
- Hard switched and high frequency circuits
- Uninterruptible power supply





Schematic Diagram

Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VSM120N04-TC	VSM120N04	TO-220C	-	-	-

Absolute Maximum Ratings (T_C=25 ℃ unless otherwise noted)

0 , •	,		
Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V _{DS}	40	V
Gate-Source Voltage	Vgs	±20	V
Drain Current-Continuous	I _D	120	А
Drain Current-Continuous(T _C =100 °C)	I _D (100℃)	85	А
Pulsed Drain Current	I _{DM}	330	А
Maximum Power Dissipation	P _D	130	W
Derating factor		0.87	W/°C
Single pulse avalanche energy (Note 5)	E _{AS}	1080	mJ





Shenzhen VSEEI Semiconductor Co., Ltd

Operating Junction and Storage Temperature Range	T_{J} , T_{STG}	-55 To 175	$^{\circ}$ C
--------------------------------------------------	---------------------	------------	--------------

Thermal Characteristic

Thermal Resistance,Junction-to-Case ^(Note 2)	$R_{ heta JC}$	1.15	°C/W	
---------------------------------------------------------	----------------	------	------	--

Electrical Characteristics (T_C=25°C unless otherwise noted)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Off Characteristics	·					
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V I _D =250μA	40	45	-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =40V,V _{GS} =0V	-	-	1	μA
Gate-Body Leakage Current	I _{GSS}	V _{GS} =±20V,V _{DS} =0V	-	-	±100	nA
On Characteristics (Note 3)	·					
Gate Threshold Voltage	V _{GS(th)}	V _{DS} =V _{GS} ,I _D =250µA	1.2	1.9	2.5	V
Drain-Source On-State Resistance	В	V _{GS} =10V, I _D =20A	-	3.2	4.0	mΩ
Drain-Source On-State Resistance	R _{DS(ON)}	V _{GS} =4.5V, I _D =10A	-	5.5	7.0	
Forward Transconductance	g Fs	V _{DS} =10V,I _D =20A	26	-	-	S
Dynamic Characteristics (Note4)	·					
Input Capacitance	C _{lss}	\/ 00\/\/ 0\/	-	5400	-	PF
Output Capacitance	C _{oss}	V _{DS} =20V,V _{GS} =0V,	-	970	-	PF
Reverse Transfer Capacitance	C _{rss}	F=1.0MHz	-	380	-	PF
Switching Characteristics (Note 4)						
Turn-on Delay Time	t _{d(on)}		-	15	-	nS
Turn-on Rise Time	t _r	V_{DD} =20V, I_D =2A, R_L =1 Ω V_{GS} =10V, R_G =3 Ω	-	18	-	nS
Turn-Off Delay Time	t _{d(off)}		-	52	-	nS
Turn-Off Fall Time	t _f		-	23	-	nS
Total Gate Charge	Qg	\/ -20\/ L -20 A	-	75		nC
Gate-Source Charge	Q _{gs}	- V _{DS} =20V,I _D =20A, - V _{GS} =10V	-	10.5		nC
Gate-Drain Charge	Q _{gd}		-	17		nC
Drain-Source Diode Characteristics						
Diode Forward Voltage (Note 3)	V _{SD}	V _{GS} =0V,I _S =40A	-		1.2	V
Diode Forward Current (Note 2)	Is		-	-	120	Α
Reverse Recovery Time	t _{rr}	TJ = 25°C, IF = 40A	-	42	-	nS
Reverse Recovery Charge	Qrr	di/dt = 100A/µs ^(Note3)	-	45	-	nC
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negli	gible (turi	n-on is do	ominated b	y LS+LD)


Notes:

- 1. Repetitive Rating: Pulse width limited by maximum junction temperature.
- 2. Surface Mounted on FR4 Board, t ≤ 10 sec.
- **3.** Pulse Test: Pulse Width ≤ 300μ s, Duty Cycle ≤ 2%.
- **4.** Guaranteed by design, not subject to production
- **5.** E_{AS} condition : Tj=25 $^{\circ}$ C,V_{DD}=20V,V_G=10V,L=1mH,Rg=25 Ω , I_{AS}=46.5A




Test circuit


1) E_{AS} Test Circuit



2) Gate Charge Test Circuit



3) Switch Time Test Circuit





Typical Electrical and Thermal Characteristics (Curves)




Figure 1 Output Characteristics




Figure 2 Transfer Characteristics




Figure 3 Rdson-Drain Current




Figure 4 Rdson-JunctionTemperature




Figure 5 Gate Charge




Figure 6 Source- Drain Diode Forward






Figure 7 Capacitance vs Vds




Figure 9 Power De-rating




Figure 8 Safe Operation Area




Figure 10 V_{GS(th)} vs Junction Temperature




Figure 11 Normalized Maximum Transient Thermal Impedance