

Description

The VSM100N07 uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. This device is suitable for use in PWM, load switching and general purpose applications.


General Features

- $V_{DS} = 70V, I_D = 100A$ $R_{DS(ON)} < 5.5 \text{ m}\Omega @ V_{GS} = 10V$ (Typ:4.8m Ω)
- High density cell design for ultra low Rdson
- Fully characterized avalanche voltage and current
- Special designed for convertors and power controls
- Good stability and uniformity with high E_{AS}
- Excellent package for good heat dissipation
- Special process technology for high ESD capability

Application

- Power switching application
- Hard switched and High frequency circuits
- Uninterruptible power supply





TO-220F

Schematic Diagram

Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VSM100N07-TF	VSM100N07	TO-220F	-	-	-

Absolute Maximum Ratings (T_A=25 ℃unless otherwise noted)

Parameter	Symbol	Limit	Unit	
Drain-Source Voltage	V _{DS}	70	V	
Gate-Source Voltage	V _G s	±20	V	
Drain Current-Continuous	I _D	100	А	
Drain Current-Continuous(T _C =100 °C)	I _D (100℃)	70.7	А	
Pulsed Drain Current	I _{DM}	320	А	
Maximum Power Dissipation	P _D	45	W	
Derating factor		0.3	W/°C	
Single pulse avalanche energy (Note 5)	E _{AS}	812	mJ	
Operating Junction and Storage Temperature Range	T_{J}, T_{STG}	-55 To 175	$^{\circ}$ C	

Thermal Characteristic

Thermal Resistance,Junction-to-Case ^(Note 2)	$R_{ heta JC}$	3.3	°C/W
---	----------------	-----	------



Electrical Characteristics (T_A=25°C unless otherwise noted)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Off Characteristics	·					
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V I _D =250μA	70	-	-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =70V,V _{GS} =0V	-	-	1	μΑ
Gate-Body Leakage Current	I _{GSS}	V _{GS} =±20V,V _{DS} =0V	-	-	±100	nA
On Characteristics (Note 3)	·					
Gate Threshold Voltage	V _{GS(th)}	$V_{DS}=V_{GS}$, $I_{D}=250\mu A$	2	2.85	4	V
Drain-Source On-State Resistance	R _{DS(ON)}	V _{GS} =10V, I _D =20A	-	4.8	5.5	mΩ
Forward Transconductance	g FS	V _{DS} =5V,I _D =20A	-	50	-	S
Dynamic Characteristics (Note4)			•			•
Input Capacitance	C _{lss}	- V _{DS} =25V,V _{GS} =0V,	-	4900	-	PF
Output Capacitance	Coss		-	380	-	PF
Reverse Transfer Capacitance	C _{rss}	F=1.0MHz	-	290	-	PF
Switching Characteristics (Note 4)	-	,	1			•
Turn-on Delay Time	t _{d(on)}		-	17	-	nS
Turn-on Rise Time	t _r	VDD=35V,RL=15Ω RG=2.5Ω,VGS=10V	-	11	-	nS
Turn-Off Delay Time	t _{d(off)}		-	55	-	nS
Turn-Off Fall Time	t _f		-	15	-	nS
Total Gate Charge	Qg)/ 05\/ L 00A	-	100	-	nC
Gate-Source Charge	Q _{gs}	V _{DS} =35V,I _D =20A,	-	21	-	nC
Gate-Drain Charge	Q_{gd}	V _{GS} =10V	-	30	-	nC
Drain-Source Diode Characteristics	•		•			•
Diode Forward Voltage (Note 3)	V _{SD}	V _{GS} =0V,I _S =20A	-	-	1.2	V
Diode Forward Current (Note 2)	Is		-	-	100	Α
Reverse Recovery Time	t _{rr}	Tj=25°C,I _F =100A	-		37	nS
Reverse Recovery Charge	Qrr	di/dt=100A/µs ^(Note3)	-		58	nC
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				
		<u> </u>				


Notes:

- 1. Repetitive Rating: Pulse width limited by maximum junction temperature.
- **2.** Surface Mounted on FR4 Board, $t \le 10$ sec.
- **3.** Pulse Test: Pulse Width ≤ 300μ s, Duty Cycle ≤ 2%.
- 4. Guaranteed by design, not subject to production
- **5.** EAS condition: Tj=25 $^{\circ}$ C,V_{DD}=35V,V_G=10V,L=0.5mH,Rg=25 Ω




Test Circuit


1) E_{AS} Test Circuits



2) Gate Charge Test Circuit



3) Switch Time Test Circuit





Typical Electrical and Thermal Characteristics (Curves)




Figure 1 Output Characteristics




Figure 2 Transfer Characteristics




Figure 3 Rdson- Drain Current




Figure 4 Rdson-Junction Temperature




Figure 5 Gate Charge




Figure 6 Source- Drain Diode Forward






Figure 7 Capacitance vs Vds




Figure 9 Power De-rating




Figure 8 Safe Operation Area




Figure 10 I_D Current De-rating




Figure 11 Normalized Maximum Transient Thermal Impedance