


### **Description**

The VST10N180 uses **Super Trench** technology that is uniquely optimized to provide the most efficient high frequency switching performance. Both conduction and switching power losses are minimized due to an extremely low combination of  $R_{\text{DS(ON)}}$  and  $Q_g$ . This device is ideal for high-frequency switching and synchronous rectification.

#### **General Features**

•  $V_{DS}$  =100V, $I_D$  =35A  $R_{DS(ON)}$ =18m $\Omega$  (typical) @  $V_{GS}$ =10V  $R_{DS(ON)}$ =22m $\Omega$  (typical) @  $V_{GS}$ =4.5V




- Very low on-resistance R<sub>DS(on)</sub>
- 150 °C operating temperature
- Pb-free lead plating
- 100% UIS tested

## **Application**

- DC/DC Converter
- Ideal for high-frequency switching and synchronous rectification





Schematic Diagram

## **Package Marking and Ordering Information**

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VST10N180-TC	VST10N180	TO-220C	-	-	-

### Absolute Maximum Ratings (T<sub>C</sub>=25 ℃unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V <sub>DS</sub>	100	V
Gate-Source Voltage	V <sub>G</sub> S	±20	V
Drain Current-Continuous (Silicon Limited)	I <sub>D</sub>	35	А
Drain Current-Continuous(T <sub>C</sub> =100 ℃)	I <sub>D</sub> (100°C)	24.7	А
Pulsed Drain Current (Package Limited)	I <sub>DM</sub>	180	Α
Maximum Power Dissipation	P <sub>D</sub>	110	W
Derating factor		0.73	W/℃
Single pulse avalanche energy (Note 5)	E <sub>AS</sub>	200	mJ
Operating Junction and Storage Temperature Range	$T_{J}, T_{STG}$	-55 To 175	$^{\circ}$ C





# **Thermal Characteristic**

Thermal Resistance,Junction-to-Case <sup>(Note 2)</sup>	R <sub>eJC</sub>	1.36	°C/W	
---	------------------	------	------	--

Electrical Characteristics (T<sub>C</sub>=25°C unless otherwise noted)


Parameter	Symbol	Condition	Min	Тур	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV <sub>DSS</sub>	V <sub>GS</sub> =0V I <sub>D</sub> =250μA	100		-	V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> =100V,V <sub>GS</sub> =0V	-	-	1	μA
Gate-Body Leakage Current	I <sub>GSS</sub>	$V_{GS}$ =±20 $V$ , $V_{DS}$ =0 $V$	-	-	±100	nA
On Characteristics (Note 3)			•			
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}$ , $I_{D}=250\mu A$	1.2	2.0	2.8	V
Dunin Course On State Begintones	Б.	V <sub>GS</sub> =10V, I <sub>D</sub> =20A	-	18	23	mΩ
Drain-Source On-State Resistance	R <sub>DS(ON)</sub>	V <sub>GS</sub> =4.5V, I <sub>D</sub> =20A	-	22	27	mΩ
Forward Transconductance	<b>g</b> FS	V <sub>DS</sub> =5V,I <sub>D</sub> =20A	-	35	-	S
Dynamic Characteristics (Note4)			•			
Input Capacitance	C <sub>lss</sub>	.,	-	1600	-	PF
Output Capacitance	Coss	$V_{DS}$ =50V, $V_{GS}$ =0V, F=1.0MHz	-	139	-	PF
Reverse Transfer Capacitance	C <sub>rss</sub>	F=1.UIVIHZ	-	11	-	PF
Switching Characteristics (Note 4)			•			
Turn-on Delay Time	t <sub>d(on)</sub>		-	6	-	nS
Turn-on Rise Time	t <sub>r</sub>	$V_{DD}$ =50V, $I_D$ =20A	-	2	-	nS
Turn-Off Delay Time	t <sub>d(off)</sub>	$V_{GS}$ =10 $V$ , $R_{G}$ =1.6 $\Omega$	-	18	-	nS
Turn-Off Fall Time	t <sub>f</sub>		-	2	-	nS
Total Gate Charge	Qg	V -50VI -20A	-	26	-	nC
Gate-Source Charge	Q <sub>gs</sub>	$V_{DS}=50V, I_{D}=20A,$	-	7.4		nC
Gate-Drain Charge	$Q_{gd}$	V <sub>GS</sub> =10V	-	3.8		nC
Drain-Source Diode Characteristics						
Diode Forward Voltage (Note 3)	V <sub>SD</sub>	V <sub>GS</sub> =0V,I <sub>S</sub> =35A	-		1.2	V
Diode Forward Current (Note 2)	Is		-	-	35	Α
Reverse Recovery Time	t <sub>rr</sub>	T <sub>J</sub> = 25°C, I <sub>F</sub> = 20A	-		26	nS
Reverse Recovery Charge	Qrr	$di/dt = 500A/\mu s^{(Note3)}$	-		98	nC

### Notes:


- 1. Repetitive Rating: Pulse width limited by maximum junction temperature.
- 2. Surface Mounted on FR4 Board, t ≤ 10 sec.
- 3. Pulse Test: Pulse Width  $\leq$  300 $\mu$ s, Duty Cycle  $\leq$  2%.
- 4. Guaranteed by design, not subject to production
- 5. EAS condition : Tj=25  $^{\circ}\text{C}$  ,V\_DD=20V,V\_G=10V,L=0.5mH,Rg=25 $\Omega$







**Figure 1 Output Characteristics** 



**Figure 2 Transfer Characteristics** 





Figure 3 Rdson-Drain Current



**Figure 4 Rdson-Junction Temperature** 




Figure 5 Gate Charge




Figure 6 Source- Drain Diode Forward






Figure 7 Capacitance vs Vds




Figure 9 Power De-rating




Figure 8 Safe Operation Area




Figure 10 Current De-rating




Figure 11 Normalized Maximum Transient Thermal Impedance