

Description

The VSM18P06 uses advanced trench technology and design to provide excellent $R_{\text{DS(ON)}}$ with low gate charge .This device is well suited for high current load applications.

General Features

V_{DS} =-60V,I_D =-18A


 $R_{DS(ON)}\!<\!\!65m\Omega$ @ $V_{GS}\!\!=\!\!-10V$

 $R_{DS(ON)}$ <85m Ω @ V_{GS} =-4.5V

- High density cell design for ultra low Rdson
- Fully characterized avalanche voltage and current
- Good stability and uniformity with high E_{AS}
- Excellent package for good heat dissipation

Application

- High side switch for full bridge converter
- DC/DC converter for LCD display



Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VSM18P06-T2	VSM18P06	TO-252	-	-	-

Absolute Maximum Ratings (T_C=25 ℃unless otherwise noted)

Parameter	Symbol	Limit	Unit	
Drain-Source Voltage	V _{DS}	-60	V	
Gate-Source Voltage	V _G s	±20	V	
Drain Current-Continuous	I _D	-18	А	
Drain Current-Continuous(T _C =100°C)	I _D (100°C)	-12.7	А	
Pulsed Drain Current	I _{DM}	-72	А	
Maximum Power Dissipation	P _D	60	W	
Derating factor		0.4	W/°C	
Single pulse avalanche energy (Note 5)	E _{AS}	50	mJ	
Operating Junction and Storage Temperature Range	T _J ,T _{STG}	-55 To 175	$^{\circ}\!\mathbb{C}$	

Thermal Characteristic

Thermal Resistance, Junction-to-Case ^(Note 2)	R _{eJC}	2.5	°C/W	
--	------------------	-----	------	--

Electrical Characteristics (T_C=25°C unless otherwise noted)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Off Characteristics			•			
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V I _D =-250μA	-60	-	-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =-60V,V _{GS} =0V	-	-	-1	μA
Gate-Body Leakage Current	I _{GSS}	V _{GS} =±20V,V _{DS} =0V	-	-	±100	nA
On Characteristics (Note 3)						
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}$, $I_{D}=-250\mu A$	-1	-1.5	-2.2	V
Drain-Source On-State Resistance	В	V _{GS} =-10V, I _D =-12A	-	49	65	mΩ
Drain-Source On-State Resistance	R _{DS(ON)}	V _{GS} =-4.5V, I _D =-8A	-	58	85	mΩ
Forward Transconductance	g FS	V _{DS} =-5V,I _D =-12A	-	10	-	S
Dynamic Characteristics (Note4)	·		•			
Input Capacitance	C _{lss}	V _{DS} =-30V,V _{GS} =0V, F=1.0MHz	-	1630.7	-	PF
Output Capacitance	C _{oss}		-	90.6	-	PF
Reverse Transfer Capacitance	C _{rss}	F-1.UIVITZ	-	77.3	-	PF
Switching Characteristics (Note 4)	·		•			
Turn-on Delay Time	t _{d(on)}		-	11	-	nS
Turn-on Rise Time	t _r	V_{DD} =-30V, R_L =1.5 Ω ,	-	14	-	nS
Turn-Off Delay Time	t _{d(off)}	V_{GS} =-10 V , R_{G} =3 Ω	-	33	-	nS
Turn-Off Fall Time	t _f		-	13	-	nS
Total Gate Charge	Qg	V _{DS} =-30,I _D =-12A, V _{GS} =-10V	-	37.6		nC
Gate-Source Charge	Q _{gs}		-	4.3		nC
Gate-Drain Charge	Q _{gd}	VGS10V	-	7.2		nC
Drain-Source Diode Characteristics	·					
Diode Forward Voltage (Note 3)	V _{SD}	V _{GS} =0V,I _S =-12A	-		-1.2	V
Diode Forward Current (Note 2)	Is		-	-	-18	А
Reverse Recovery Time	t _{rr}	TJ = 25°C, IF =- 12A	-	35		nS
Reverse Recovery Charge	ery Charge Qrr di/dt = -100A/µs ^(Note3)		-	38		nC
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				


Notes:

- 1. Repetitive Rating: Pulse width limited by maximum junction temperature.
- 2. Surface Mounted on FR4 Board, t ≤ 10 sec.
- **3.** Pulse Test: Pulse Width ≤ 300μ s, Duty Cycle ≤ 2%.
- **4.** Guaranteed by design, not subject to production
- **5.** E_{AS} condition: Tj=25 $^{\circ}\text{C}$,V_{DD}=-30V,V_G=-10V,L=0.5mH,Rg=25 Ω




Test Circuit


1) E_{AS} Test Circuit



2) Gate Charge Test Circuit



3) Switch Time Test Circuit







0

0

Typical Electrical and Thermal Characteristics (Curves)






65 V_{GS} =-4.5V60 55 50 45 V_{GS}=-10V 40 35 30

Vgs Gate-Source Voltage (V)


Figure 2 Transfer Characteristics

Figure 3 Rdson- Drain Current

I_D- Drain Current (A)










Figure 6 Source- Drain Diode Forward

15






Figure 8 Safe Operation Area

Figure 10 ID Current De-rating




Figure 11 Normalized Maximum Transient Thermal Impedance