

#### **Description**

The VST06N019 uses **Super Trench** technology that is uniquely optimized to provide the most efficient high frequency switching performance. Both conduction and switching power losses are minimized due to an extremely low combination of  $R_{DS(ON)}$  and  $Q_g$ . This device is ideal for high-frequency switching and synchronous rectification.


#### **General Features**

•  $V_{DS}$  =60V, $I_D$  =200A  $R_{DS(ON)}$ =1.9mΩ (typical) @  $V_{GS}$ =10V  $R_{DS(ON)}$ =2.1mΩ (typical) @  $V_{GS}$ =4.5V

- Excellent gate charge x R<sub>DS(on)</sub> product
- Very low on-resistance R<sub>DS(on)</sub>
- 175 °C operating temperature
- Pb-free lead plating
- 100% UIS tested

#### **Application**

- DC/DC Converter
- Ideal for high-frequency switching and synchronous rectification



**Package Marking and Ordering Information** 

<b>Device Marking</b>	Device	Device Package	Reel Size	Tape width	Quantity
VST06N019-T3	VST06N019	TO-263	-	-	-

Absolute Maximum Ratings (T<sub>c</sub>=25 ℃unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V <sub>DS</sub>	60	V
Gate-Source Voltage	V <sub>G</sub> s	±20	V
Drain Current-Continuous (Silicon Limited)	I <sub>D</sub>	200	А
Drain Current-Continuous(T <sub>C</sub> =100 °C)	I <sub>D</sub> (100℃)	140	А
Pulsed Drain Current	I <sub>DM</sub>	800	А
Maximum Power Dissipation	P <sub>D</sub>	255	W
Derating factor		1.7	W/°C
Single pulse avalanche energy (Note 5)	E <sub>AS</sub>	1200	mJ
Operating Junction and Storage Temperature Range	$T_{J}, T_{STG}$	-55 To 175	$^{\circ}$ C

### **Thermal Characteristic**

Thermal Resistance,Junction-to-Case <sup>(Note 2)</sup>	R <sub>θJC</sub>	0.59	°C/W
---	------------------	------	------



# Electrical Characteristics (T<sub>C</sub>=25°C unless otherwise noted)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV <sub>DSS</sub>	V <sub>GS</sub> =0V I <sub>D</sub> =250µA	60		-	V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> =60V,V <sub>GS</sub> =0V	-	-	1	μA
Gate-Body Leakage Current	I <sub>GSS</sub>	$V_{GS}$ =±20 $V$ , $V_{DS}$ =0 $V$	-	-	±100	nA
On Characteristics (Note 3)						
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}$ , $I_{D}=250\mu A$	1.0	1.7	2.5	V
rain-Source On-State Resistance	В	V <sub>GS</sub> =10V, I <sub>D</sub> =100A	-	1.9	2.4	mΩ
	R <sub>DS(ON)</sub>	V <sub>GS</sub> =4.5V, I <sub>D</sub> =100A	-	2.1	2.7	mΩ
Forward Transconductance	<b>g</b> FS	V <sub>DS</sub> =10V,I <sub>D</sub> =100A	-	60	-	S
Dynamic Characteristics (Note4)	·					
Input Capacitance	C <sub>lss</sub>	$V_{DS}$ =30V, $V_{GS}$ =0V, F=1.0MHz	-	8700	-	PF
Output Capacitance	C <sub>oss</sub>		-	1600	-	PF
Reverse Transfer Capacitance	C <sub>rss</sub>	r-1.0WHZ	-	60	-	PF
Switching Characteristics (Note 4)	·					
Turn-on Delay Time	t <sub>d(on)</sub>		-	11	-	nS
Turn-on Rise Time	t <sub>r</sub>	$V_{DD}$ =30V, $I_{D}$ =100A $V_{GS}$ =10V, $R_{G}$ =4.7 $\Omega$	-	5	-	nS
Turn-Off Delay Time	t <sub>d(off)</sub>		-	56	-	nS
Turn-Off Fall Time	t <sub>f</sub>		-	12	-	nS
Total Gate Charge	Qg	V <sub>DS</sub> =30V,I <sub>D</sub> =100A,	-	164		nC
Gate-Source Charge	Q <sub>gs</sub>		-	29		nC
Gate-Drain Charge	$Q_{gd}$	V <sub>GS</sub> =10V	-	19		nC
Drain-Source Diode Characteristics	·					
Diode Forward Voltage (Note 3)	V <sub>SD</sub>	V <sub>GS</sub> =0V,I <sub>S</sub> =200A	-		1.2	V
Diode Forward Current (Note 2)	Is		-	-	120	Α
Reverse Recovery Time	t <sub>rr</sub>	$T_J = 25$ °C, $I_F = I_S$	-	67		nS
Reverse Recovery Charge	Qrr	$di/dt = 100A/\mu s^{(Note3)}$	-	112		nC


#### Notes:

- 1. Repetitive Rating: Pulse width limited by maximum junction temperature.
- 2. Surface Mounted on FR4 Board,  $t \le 10$  sec.
- 3. Pulse Test: Pulse Width  $\leq$  300 $\mu$ s, Duty Cycle  $\leq$  2%.
- 4. Guaranteed by design, not subject to production
- 5. EAS condition : Tj=25  $^{\circ}\text{C}$  ,V\_DD=30V,V\_G=10V,L=0.5mH,Rg=25 $\Omega$




### **Test Circuit**

# 1) E<sub>AS</sub> test Circuit



### 2) Gate charge test Circuit




### 3) Switch Time Test Circuit










**Figure 1 Output Characteristics** 



**Figure 2 Transfer Characteristics** 




Figure 3 Rdson-Drain Current




Figure 4 Rdson-JunctionTemperature




Figure 5 Gate Charge




Figure 6 Source- Drain Diode Forward






Figure 7 Capacitance vs Vds




Figure 8 Safe Operation Area




Figure 9 Power De-rating




Figure 10 Current De-rating




Figure 11 Normalized Maximum Transient Thermal Impedance