

### **Description**


The VSM7N15 uses advanced trench technology and design to provide excellent  $R_{DS(ON)}$  with low gate charge. It can be used in a wide variety of applications.

#### **General Features**

- $V_{DS} = 150V, I_D = 7A$  $R_{DS(ON)} < 290mΩ @ V_{GS} = 10V$  (Typ:255mΩ)
- High density cell design for ultra low Rdson
- Fully characterized avalanche voltage and current
- Excellent package for good heat dissipation

### **Application**

- Power switching application
- Hard switched and high frequency circuits



### **Package Marking and Ordering Information**

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VSM7N15-T2	VSM7N15	TO-252	-	-	-

### Absolute Maximum Ratings (T<sub>C</sub>=25℃unless otherwise noted)

Parameter	Symbol	Limit	Unit	
Drain-Source Voltage	V <sub>DS</sub>	150	V	
Gate-Source Voltage	Vgs	±20	V	
Drain Current-Continuous	I <sub>D</sub>	7	Α	
Drain Current-Pulsed (Note 1)	I <sub>DM</sub>	28	Α	
Maximum Power Dissipation	P <sub>D</sub>	30	W	
Operating Junction and Storage Temperature Range	$T_{J}, T_{STG}$	-55 To 175	°C	

#### **Thermal Characteristic**

Thermal Resistance,Junction-to-Case (Note 2)	R <sub>θJC</sub>	5	°C/W
--	------------------	---	------



# Electrical Characteristics (T<sub>C</sub>=25 °C unless otherwise noted)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV <sub>DSS</sub>	V <sub>GS</sub> =0V I <sub>D</sub> =250μA	150	-	-	V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> =150V,V <sub>GS</sub> =0V	-	-	1	μA
Gate-Body Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> =±20V,V <sub>DS</sub> =0V	-	-	±100	nA
On Characteristics (Note 3)			•			
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS},I_{D}=250\mu A$	1.5	2	2.5	V
Drain-Source On-State Resistance	R <sub>DS(ON)</sub>	V <sub>GS</sub> =10V, I <sub>D</sub> =7A	-	255	290	mΩ
Gate resistance	R <sub>G</sub>		-	1.7	-	Ω
Forward Transconductance	<b>g</b> FS	$V_{DS}=5V,I_{D}=7A$	-	3	-	S
Dynamic Characteristics (Note4)			•	•		•
Input Capacitance	C <sub>lss</sub>	V <sub>DS</sub> =75V,V <sub>GS</sub> =0V, F=1.0MHz	-	550	-	PF
Output Capacitance	Coss		-	56	-	PF
Reverse Transfer Capacitance	C <sub>rss</sub>	F-1.UIVITZ	-	35	-	PF
Switching Characteristics (Note 4)			•			
Turn-on Delay Time	t <sub>d(on)</sub>		-	8	-	nS
Turn-on Rise Time	t <sub>r</sub>	$V_{DD}$ =75 $V$ , $R_L$ =10 $\Omega$	-	10	-	nS
Turn-Off Delay Time	t <sub>d(off)</sub>	$V_{GS}$ =10 $V$ , $R_{G}$ =6 $\Omega$	-	20	-	nS
Turn-Off Fall Time	t <sub>f</sub>		-	15	-	nS
Total Gate Charge	Qg	\/ 75\/  74	-	17.6		nC
Gate-Source Charge	Q <sub>gs</sub>	$V_{DS} = 75V, I_{D} = 7A,$	-	2.7	-	nC
Gate-Drain Charge	Q <sub>gd</sub>	V <sub>GS</sub> =10V	-	4.5	-	nC
Drain-Source Diode Characteristics			-			
Diode Forward Voltage (Note 3)	V <sub>SD</sub>	V <sub>GS</sub> =0V,I <sub>S</sub> =7A	-	-	1.2	V
Diode Forward Current (Note 2)	Is		-	-	7	Α


#### Notes:

- 1. Repetitive Rating: Pulse width limited by maximum junction temperature.
- **2.** Surface Mounted on FR4 Board,  $t \le 10$  sec.
- 3. Pulse Test: Pulse Width  $\leq$  300µs, Duty Cycle  $\leq$  2%.
- 4. Guaranteed by design, not subject to product




### **Test Circuit**


# 1) E<sub>AS</sub> Test Circuit



### 2) Gate Charge Test Circuit




### 3) Switch Time Test Circuit






Ip- Drain Current (A)

## **Typical Electrical and Thermal Characteristics (Curves)**



Vds Drain-Source Voltage (V)

**Figure 1 Output Characteristics** 



Vgs Gate-Source Voltage (V)

**Figure 2 Transfer Characteristics** 




Figure 3 Rdson- Drain Current






Figure 4 Rdson- Junction Temperature

T<sub>J</sub>-Junction Temperature(°C)



Qg Gate Charge (nC)

Figure 5 Gate Charge



Vsd Source-Drain Voltage (V)

Figure 6 Source- Drain Diode Forward








Figure 7 Capacitance vs Vds




**Figure 8 Safe Operation Area** 




 $\mathsf{T}_{\mathsf{J}} ext{-Junction Temperature}(^{\circ}\mathbb{C})$ 

Figure 9 BV<sub>DSS</sub> vs Junction Temperature



T<sub>J</sub>-Junction Temperature(°ℂ)

Figure 10 V<sub>GS(th)</sub> vs Junction Temperature



**Figure 11 Normalized Maximum Transient Thermal Impedance**