

### **Description**

The VSM3N10 uses advanced trench technology and design to provide excellent  $R_{DS(ON)}$  with low gate charge. It can be used in a wide variety of applications.

#### **General Features**

•  $V_{DS} = 100V, I_{D} = 3A$ 


 $R_{DS(ON)}\,{<}160m\Omega\;@~V_{GS}{=}10V~~(Typ:136m\Omega)$ 

 $R_{DS(ON)}$  <170m $\Omega$  @  $V_{GS}$ =4.5V (Typ:140m $\Omega$ )

- High density cell design for ultra low Rdson
- Fully characterized avalanche voltage and current
- Excellent package for good heat dissipation

#### **Application**

- Power switching application
- Hard switched and high frequency circuits
- Uninterruptible power supply



### **Package Marking and Ordering Information**

	Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
I	VSM3N10-S9	VSM3N10	SOT-89	Ø180mm	12mm	1000units

Absolute Maximum Ratings (T<sub>A</sub>=25 ℃unless otherwise noted)

Parameter	Symbol	Limit	Unit	
Drain-Source Voltage	V <sub>DS</sub>	100	V	
Gate-Source Voltage	Vgs	±20	V	
Drain Current-Continuous	I <sub>D</sub>	3	Α	
Drain Current-Pulsed (Note 1)	I <sub>DM</sub>	20	Α	
Maximum Power Dissipation	P <sub>D</sub>	1.5	W	
Operating Junction and Storage Temperature Range	$T_{J}, T_{STG}$	-55 To 150	$^{\circ}$	

#### **Thermal Characteristic**

Thermal Resistance, Junction-to-Ambient (Note 2)	$R_{\theta JA}$	83	°C/W
I nermal Resistance, Junction-to-Ambient (*****)	$R_{\thetaJA}$	83	

# **Electrical Characteristics (T<sub>A</sub>=25 ℃ unless otherwise noted)**

Parameter	Symbol	Condition	Min	Тур	Max	Unit	
Off Characteristics							
Drain-Source Breakdown Voltage	BV <sub>DSS</sub>	V <sub>GS</sub> =0V I <sub>D</sub> =250μA	100	-	-	V	
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> =100V,V <sub>GS</sub> =0V	-	-	1	μΑ	



Parameter	Symbol	Condition	Min	Тур	Max	Unit	
Gate-Body Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> =±20V,V <sub>DS</sub> =0V	-	-	±100	nA	
On Characteristics (Note 3)							
Gate Threshold Voltage	V <sub>GS(th)</sub>	$V_{DS}=V_{GS}$ , $I_{D}=250\mu A$	0.8	1.1	2.0	V	
Drain-Source On-State Resistance	R <sub>DS(ON)</sub>	V <sub>GS</sub> =10V, I <sub>D</sub> =3A	-	136	160	mΩ	
Dialii-Source Oil-State Resistance		V <sub>GS</sub> =4.5V, I <sub>D</sub> =3A	-	140	170		
Forward Transconductance	<b>g</b> FS	V <sub>DS</sub> =5V,I <sub>D</sub> =3A	-	5	-	S	
Dynamic Characteristics (Note4)			•				
Input Capacitance	C <sub>lss</sub>	., 50,(), 0),	-	650	-	PF	
Output Capacitance	Coss	$V_{DS}$ =50V, $V_{GS}$ =0V, F=1.0MHz	-	24	-	PF	
Reverse Transfer Capacitance	C <sub>rss</sub>	F-1.UIVITZ	-	20	-	PF	
Switching Characteristics (Note 4)			•				
Turn-on Delay Time	t <sub>d(on)</sub>		-	6	-	nS	
Turn-on Rise Time	t <sub>r</sub>	$V_{DD}$ =50V, $R_L$ =19 $\Omega$	-	4	-	nS	
Turn-Off Delay Time	t <sub>d(off)</sub>	$V_{GS}$ =10 $V$ , $R_{G}$ =3 $\Omega$	-	20	-	nS	
Turn-Off Fall Time	t <sub>f</sub>		-	4	-	nS	
Total Gate Charge	Qg	\/ F0\/   0A	-	20		nC	
Gate-Source Charge	Q <sub>gs</sub>	$V_{DS}=50V,I_{D}=3A,$	-	2.1	-	nC	
Gate-Drain Charge	Q <sub>gd</sub>	V <sub>GS</sub> =10V	-	3.3	-	nC	
Drain-Source Diode Characteristics							
Diode Forward Voltage (Note 3)	V <sub>SD</sub>	V <sub>GS</sub> =0V,I <sub>S</sub> =3A	-	-	1.2	V	
Diode Forward Current (Note 2)	Is		-	-	3	Α	


#### Notes:

- 1. Repetitive Rating: Pulse width limited by maximum junction temperature.
- **2.** Surface Mounted on FR4 Board,  $t \le 10$  sec.
- **3.** Pulse Test: Pulse Width  $\leq$  300 $\mu$ s, Duty Cycle  $\leq$  2%.
- 4. Guaranteed by design, not subject to productio




# **Test Circuit**


# 1) E<sub>AS</sub> test circuit



# 2) Gate charge test circuit




# 3) Switch Time Test Circuit






# **Typical Electrical and Thermal Characteristics (Curves)**



**Figure 1 Output Characteristics** 



**Figure 2 Transfer Characteristics** 




Figure 3 Rdson-Drain Current




Figure 4 Rdson-JunctionTemperature




Figure 5 Gate Charge




Figure 6 Source- Drain Diode Forward






Figure 7 Capacitance vs Vds





Figure 9 BV<sub>DSS</sub> vs Junction Temperature



**Figure 8 Safe Operation Area** 




Figure 10 Power De-rating




Figure 11 Normalized Maximum Transient Thermal Impedance