

# **Description**

The VSM25P03 uses advanced trench technology to provide excellent  $R_{DS(ON)}$ , This device is suitable for use as a load switch or power management.

#### **General Features**

•  $V_{DS} = -30V, I_{D} = -25A$ 

 $R_{DS(ON)}$  <9m $\Omega$  @  $V_{GS}$ =-10V


 $R_{DS(ON)}$  <14m $\Omega$  @  $V_{GS}$ =-4.5V

- High power and current handing capability
- Lead free product is acquired
- Surface mount package

# **Application**

- Power management
- Load switch





SOP-8

Schematic Diagram

#### **Package Marking and Ordering Information**

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VSM25P03-S8	VSM25P03	SOP-8	Ø330mm	12mm	4000 units

# Absolute Maximum Ratings (T<sub>A</sub>=25℃unless otherwise noted)

The definition of the state of						
Parameter	Symbol	Limit	Unit			
Drain-Source Voltage	V <sub>DS</sub>	-30	V			
Gate-Source Voltage	Vgs	±20	V			
Drain Current-Continuous	I <sub>D</sub>	-25	А			
Drain Current-Pulsed (Note 1)	I <sub>DM</sub>	-70	А			
Maximum Power Dissipation	P <sub>D</sub>	3.5	W			
Operating Junction and Storage Temperature Range	$T_{J}, T_{STG}$	-55 To 150	°C			

#### **Thermal Characteristic**

Thermal Resistance, Junction-to-Ambient (Note 2)	R <sub>θJA</sub>	36	°C/W
--	------------------	----	------

# Electrical Characteristics (T<sub>A</sub>=25°C unless otherwise noted)

Parameter	Symbol	Condition	Min	Тур	Max	Unit			
Off Characteristics									
Drain-Source Breakdown Voltage	BV <sub>DSS</sub>	V <sub>GS</sub> =0V I <sub>D</sub> =-250µA	-30	-33	-	V			




Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> =-30V,V <sub>GS</sub> =0V	-	-	-1	μA
Gate-Body Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> =±20V,V <sub>DS</sub> =0V	-	-	±100	nA
On Characteristics (Note 3)						
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> =V <sub>GS</sub> ,I <sub>D</sub> =-250μA	-1.0	-1.5	-2.5	V
Drain-Source On-State Resistance	R <sub>DS(ON)</sub>	V <sub>GS</sub> =-10V, I <sub>D</sub> =-15A	-	6.4	9	mΩ
Dialii-Source Oil-State Resistance	R <sub>DS(ON)</sub>	V <sub>GS</sub> =-4.5V, I <sub>D</sub> =-15A	-	8.3	14	
Forward Transconductance	<b>g</b> FS	V <sub>DS</sub> =-10V,I <sub>D</sub> =-15A	30	-	-	S
Dynamic Characteristics (Note4)						
Input Capacitance	C <sub>lss</sub>	- V <sub>DS</sub> =-15V.V <sub>GS</sub> =0V.	6500	7506	8500	PF
Output Capacitance	Coss	F=1.0MHz	-	901	-	PF
Reverse Transfer Capacitance	C <sub>rss</sub>	F-1.UIVITZ	-	742	-	PF
Switching Characteristics (Note 4)						
Turn-on Delay Time	t <sub>d(on)</sub>		-	50	-	nS
Turn-on Rise Time	t <sub>r</sub>	V <sub>DD</sub> =-15V, I <sub>D</sub> =-15A,	-	60	-	nS
Turn-Off Delay Time	t <sub>d(off)</sub>	$V_{GS}$ =-10V, $R_{GEN}$ =3 $\Omega$	-	60	-	nS
Turn-Off Fall Time	t <sub>f</sub>		-	21	-	nS
Total Gate Charge	Qg		-	98.9	-	nC
Gate-Source Charge	$Q_{gs}$	V <sub>DS</sub> =-15V,I <sub>D</sub> =-15A,V <sub>GS</sub> =-10V	-	11.4	-	nC
Gate-Drain Charge	$Q_{gd}$	1	-	20.3	-	nC
Drain-Source Diode Characteristics	•	•	•			-
Diode Forward Voltage (Note 3)	V <sub>SD</sub>	V <sub>GS</sub> =0V,I <sub>S</sub> =-25A	-	-	-1.2	V

#### **Notes**

- 1. Repetitive Rating: Pulse width limited by maximum junction temperature.
- **2.** Surface Mounted on FR4 Board,  $t \le 10$  sec.
- 3. Pulse Test: Pulse Width ≤ 300µs, Duty Cycle ≤ 2%.
- **4.** Guaranteed by design, not subject to production



# **Typical Electrical and Thermal Characteristics**



**Figure 1 Switching Test Circuit** 




Figure 3 Power Dissipation






Figure 5 Output Characteristics



**Figure 2 Switching Waveforms** 



Vds Drain-Source Voltage (V)
Figure 4 Safe Operation Area






Figure 6 Drain-Source On-Resistance





Vgs Gate-Source Voltage (V)
Figure 7 Transfer Characteristics



Vgs Gate-Source Voltage (V)

Figure 9 Rdson vs Vgs




Figure 11 Gate Charge




Figure 8 Drain-Source On-Resistance




Figure 10 Capacitance vs Vds

Vds Drain-Source Voltage (V)





Figure 12 Source- Drain Diode Forward





**Figure 13 Normalized Maximum Transient Thermal Impedance**