

## **Description**


The VSM50P06 uses advanced trench technology and design to provide excellent  $R_{DS(ON)}$  with low gate charge .This device is well suited for high current load applications.

#### **General Features**

- $V_{DS}$  =-60V, $I_{D}$  =-50A  $R_{DS(ON)}$  <28m $\Omega$  @  $V_{GS}$ =-10V
- High density cell design for ultra low Rdson
- Fully characterized avalanche voltage and current
- Good stability and uniformity with high E<sub>AS</sub>
- Excellent package for good heat dissipation

## **Application**

Load switch



**Package Marking and Ordering Information** 

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VSM50P06-TC	VSM50P06	TO-220C	-	-	-

Absolute Maximum Ratings (T<sub>c</sub>=25 ℃unless otherwise noted)

Parameter	Symbol	Limit	Unit	
Drain-Source Voltage	V <sub>DS</sub>	-60	V	
Gate-Source Voltage	Vgs	±20	V	
Drain Current-Continuous	I <sub>D</sub>	-50	А	
Drain Current-Continuous(T <sub>C</sub> =100 °C)	I <sub>D</sub> (100℃)	-35	А	
Pulsed Drain Current	I <sub>DM</sub>	-150	А	
Maximum Power Dissipation	P <sub>D</sub>	95	W	
Derating factor		0.76	W/°C	
Single pulse avalanche energy (Note 5)	E <sub>AS</sub>	722	mJ	
Operating Junction and Storage Temperature Range	$T_{J}, T_{STG}$	-55 To 150	$^{\circ}$	



## **Thermal Characteristic**

# Electrical Characteristics (T<sub>C</sub>=25°C unless otherwise noted)

Parameter	Symbol	Condition	Min	Тур	Max	Unit		
Off Characteristics			•					
Drain-Source Breakdown Voltage	$BV_{DSS}$ $V_{GS}=0VI_{D}=-250\mu A$		-60	-	-	V		
Zero Gate Voltage Drain Current	Zero Gate Voltage Drain Current I <sub>DSS</sub> V <sub>DS</sub>		-	-	-1	μΑ		
Gate-Body Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> =±20V,V <sub>DS</sub> =0V	-	-	±100	nA		
On Characteristics (Note 3)			•					
Gate Threshold Voltage	V <sub>GS(th)</sub>	$V_{DS}=V_{GS}, I_{D}=-250\mu A$		-2.6	-3.5	V		
Drain-Source On-State Resistance	R <sub>DS(ON)</sub>	V <sub>GS</sub> =-10V, I <sub>D</sub> =-20A	-	23	28	mΩ		
Forward Transconductance	<b>G</b> FS	V <sub>DS</sub> =-10V,I <sub>D</sub> =-20A	-	25	-	S		
Dynamic Characteristics (Note4)			•					
Input Capacitance	C <sub>lss</sub>	)/ OF)/)/ O)/	-	6460	-	PF		
Output Capacitance	Coss	$V_{DS}$ =-25V, $V_{GS}$ =0V, F=1.0MHz	-	719	-	PF		
Reverse Transfer Capacitance	C <sub>rss</sub>	F=1.UIVIHZ	-	535	-	PF		
Switching Characteristics (Note 4)			•					
Turn-on Delay Time	t <sub>d(on)</sub>		-	15	-	nS		
Turn-on Rise Time	t <sub>r</sub>	$V_{DD}$ =-30V, $R_L$ =1.5 $\Omega$ ,	-	17	-	nS		
Turn-Off Delay Time	t <sub>d(off)</sub>	$V_{GS}$ =-10 $V$ , $R_{G}$ =3 $\Omega$	-	40	-	nS		
Turn-Off Fall Time	t <sub>f</sub>		-	45	-	nS		
Total Gate Charge	Qg	V - 20 I - 20 A	-	75		nC		
Gate-Source Charge	Q <sub>gs</sub>	$V_{DS}$ =-30, $I_{D}$ =-20A, $V_{GS}$ =-10V	-	16		nC		
Gate-Drain Charge	$Q_{gd}$	V <sub>GS</sub> 10V	-	19		nC		
Drain-Source Diode Characteristics			•					
Diode Forward Voltage (Note 3)	V <sub>SD</sub>	V <sub>GS</sub> =0V,I <sub>S</sub> =-20A	-		-1.2	V		
Diode Forward Current (Note 2)	Is		-	-	-20	А		
Reverse Recovery Time	t <sub>rr</sub>	TJ = 25°C, IF =- 20A	-	50		nS		
Reverse Recovery Charge	Qrr	di/dt = -100A/µs <sup>(Note3)</sup>	-	59		nC		
Forward Turn-On Time	t <sub>on</sub>	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)						


### Notes:

- 1. Repetitive Rating: Pulse width limited by maximum junction temperature.
- **2.** Surface Mounted on FR4 Board,  $t \le 10$  sec.
- 3. Pulse Test: Pulse Width  $\leq$  300 $\mu$ s, Duty Cycle  $\leq$  2%.
- **4.** Guaranteed by design, not subject to production
- **5.** E<sub>AS</sub> condition: Tj=25  $^{\circ}\text{C}$  ,V<sub>DD</sub>=-20V,V<sub>G</sub>=-10V,L=1mH,Rg=25 $\Omega$ ,I<sub>AS</sub>=38A




## **Test Circuit**


# 1) E<sub>AS</sub> Test Circuit



# 2) Gate Charge Test Circuit




# 3) Switch Time Test Circuit






## Typical Electrical and Thermal Characteristics (Curves)



**Figure 1 Output Characteristics** 



**Figure 2 Transfer Characteristics** 





Figure 3 Rdson- Drain Current



**Figure 4 Rdson-Junction Temperature** 




Figure 5 Gate Charge






Figure 6 Source- Drain Diode Forward







**Figure 8 Safe Operation Area** 




Figure 9 BV<sub>DSS</sub> vs Junction Temperature





Figure 10 ID Current Derating vs Junction Temperature



**Figure 11 Normalized Maximum Transient Thermal Impedance**