

### **Description**

The VSM30N06 uses advanced trench technology and design to provide excellent  $R_{DS(ON)}$  with low gate charge. It can be used in a wide variety of applications.

#### **General Features**


•  $V_{DS} = 60V, I_D = 30A$  $R_{DS(ON)} < 27m\Omega @ V_{GS} = 10V$ 

- High density cell design for ultra low Rdson
- Fully characterized avalanche voltage and current
- Good stability and uniformity with high E<sub>AS</sub>
- Excellent package for good heat dissipation
- Special process technology for high ESD capability

### **Application**

- Power switching application
- Hard switched and high frequency circuits
- Uninterruptible power supply





TO-252

Schematic Diagram

### **Package Marking and Ordering Information**

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VSM30N06-T2	VSM30N06	TO-252	-	-	-

### Absolute Maximum Ratings (T<sub>c</sub>=25℃unless otherwise noted)

Parameter	Symbol	Limit	Unit	
Drain-Source Voltage	V <sub>DS</sub>	60	V	
Gate-Source Voltage	V <sub>G</sub> s	±20	V	
Drain Current-Continuous	I <sub>D</sub>	30	А	
Drain Current-Continuous(T <sub>C</sub> =100℃)	I <sub>D</sub> (100℃)	20	А	
Pulsed Drain Current	I <sub>DM</sub>	74	А	
Maximum Power Dissipation	P <sub>D</sub>	50	W	
Derating factor		0.33	W/°C	
Single pulse avalanche energy (Note 5)	E <sub>AS</sub>	144	mJ	
Operating Junction and Storage Temperature Range	$T_{J}, T_{STG}$	-55 To 175	$^{\circ}$ C	



Shenzhen VSEEI Semiconductor Co., Ltd

### **Thermal Characteristic**

Thermal Resistance, Junction-to-Case (Note 2)	R <sub>eJC</sub>	3	°C/W	]
---	------------------	---	------	---

## Electrical Characteristics (T<sub>c</sub>=25 ℃ unless otherwise noted)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Off Characteristics			•			
Drain-Source Breakdown Voltage	BV <sub>DSS</sub>	V <sub>GS</sub> =0V I <sub>D</sub> =250μA	60	-	-	V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> =60V,V <sub>GS</sub> =0V	-	-	1	μA
Gate-Body Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> =±20V,V <sub>DS</sub> =0V	-	-	±100	nA
On Characteristics (Note 3)	·					
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}$ , $I_{D}=250\mu A$	1.4	1.8	2.5	V
Drain-Source On-State Resistance	R <sub>DS(ON)</sub>	V <sub>GS</sub> =10V, I <sub>D</sub> =20A	-	23	27	mΩ
Forward Transconductance	<b>g</b> FS	V <sub>DS</sub> =5V,I <sub>D</sub> =20A	-	30	-	S
Dynamic Characteristics (Note4)						
Input Capacitance	C <sub>lss</sub>		-	1900	-	PF
Output Capacitance	Coss	$V_{DS}$ =30V, $V_{GS}$ =0V, F=1.0MHz	-	130	-	PF
Reverse Transfer Capacitance	$C_{rss}$	F=1.0WHZ	-	95	-	PF
Switching Characteristics (Note 4)			•			
Turn-on Delay Time	t <sub>d(on)</sub>	V <sub>DS</sub> =30V, R <sub>L</sub> =1.5Ω	-	5	-	nS
Turn-on Rise Time	t <sub>r</sub>		-	2.6	-	nS
Turn-Off Delay Time	t <sub>d(off)</sub>	$V_{GS}$ =10 $V$ , $R_{G}$ =3 $\Omega$	-	16.1	-	nS
Turn-Off Fall Time	t <sub>f</sub>		-	2.3	-	nS
Total Gate Charge	Qg	V -20VI -20A	-	30		nC
Gate-Source Charge	Q <sub>gs</sub>	$V_{DS}=30V,I_{D}=20A,$ $V_{GS}=10V$	-	4.5		nC
Gate-Drain Charge	$Q_{gd}$	V <sub>GS</sub> -10V	-	7.5		nC
Drain-Source Diode Characteristics			•			
Diode Forward Voltage (Note 3)	V <sub>SD</sub>	V <sub>GS</sub> =0V,I <sub>S</sub> =30A	-		1.2	V
Diode Forward Current (Note 2)	Is		-	-	30	Α
Reverse Recovery Time	t <sub>rr</sub>	TJ = 25°C, IF =20A	-	35	-	nS
Reverse Recovery Charge	Qrr	di/dt = 100A/µs <sup>(Note3)</sup>	-	53	-	nC
Forward Turn-On Time	t <sub>on</sub>	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

#### Notes:

- 1. Repetitive Rating: Pulse width limited by maximum junction temperature.
- 2. Surface Mounted on FR4 Board, t ≤ 10 sec.
- 3. Pulse Test: Pulse Width ≤ 300µs, Duty Cycle ≤ 2%.
- **4.** Guaranteed by design, not subject to production
- **5.** EAS condition:Tj=25 $^{\circ}$ C,VDD=30V,VG=10V,L=0.5mH,Rg=25 $\Omega$




### **Test Circuit**


# 1) E<sub>AS</sub> test Circuit



# 2) Gate charge test Circuit




## 3) Switch Time Test Circuit










**Figure 1 Output Characteristics** 



**Figure 2 Transfer Characteristics** 





Figure 3 Rdson-Drain Current



**Figure 4 Rdson-Junction Temperature** 




Figure 5 Gate Charge




Figure 6 Source- Drain Diode Forward






Figure 7 Capacitance vs Vds




Figure 8 Safe Operation Area




Figure 9 Power De-rating




Figure 10 V<sub>GS(th)</sub> vs Junction Temperature




Figure 11 Normalized Maximum Transient Thermal Impedance