

#### **Description**


The VSM4N06 uses advanced trench technology and design to provide excellent  $R_{DS(ON)}$  with low gate charge. It can be used in a wide variety of applications.

#### **General Features**

- $V_{DS}$  =60V, $I_{D}$  =4.5A  $R_{DS(ON)}$  < 45mΩ @  $V_{GS}$ =10V (Typ: 38mΩ)
- High density cell design for ultra low Rdson
- Fully characterized avalanche voltage and current
- Low gate to drain charge to reduce switching losses

#### **Application**

- Power switching application
- Hard switched and high frequency circuits
- Uninterruptible power supply



#### **Package Marking and Ordering Information**

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VSM4N06-S8	VSM4N06	SOP-8	Ø330mm	12mm	2500 units

#### Absolute Maximum Ratings (T<sub>A</sub>=25℃unless otherwise noted)

<u> </u>			
Parameter	Symbol	Limit	Unit
Drain-Source Voltage	VDS	60	V
Gate-Source Voltage	Vgs	±20	V
Drain Current-Continuous	I <sub>D</sub>	4.5	А
Drain Current-Continuous(T <sub>C</sub> =100℃)	I <sub>D</sub> (100℃)	3.0	А
Pulsed Drain Current	I <sub>DM</sub>	20	А
Maximum Power Dissipation	P <sub>D</sub>	2	W
Operating Junction and Storage Temperature Range	$T_{J}, T_{STG}$	-55 To 150	°C

#### **Thermal Characteristic**

Thermal Resistance,Junction-to-Ambient <sup>(Note 2)</sup>	$R_{\theta JA}$	62.5	°C/W



# Electrical Characteristics (T<sub>A</sub>=25 $^{\circ}$ C unless otherwise noted)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV <sub>DSS</sub>	V <sub>GS</sub> =0V I <sub>D</sub> =250μA	60	69	-	V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> =60V,V <sub>GS</sub> =0V	-	-	1	μA
Gate-Body Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> =±20V,V <sub>DS</sub> =0V	-	-	±100	nA
On Characteristics (Note 3)						
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}$ , $I_{D}=250\mu A$	1.2	2.0	2.5	V
Drain-Source On-State Resistance	R <sub>DS(ON)</sub>	V <sub>GS</sub> =10V, I <sub>D</sub> =4.5A		38	45	
Forward Transconductance	<b>g</b> FS	V <sub>DS</sub> =5V,I <sub>D</sub> =4.5A	11	-	-	S
Dynamic Characteristics (Note4)	<u>'</u>		•			
Input Capacitance	C <sub>lss</sub>			450		PF
Output Capacitance	C <sub>oss</sub>	V <sub>DS</sub> =25V,V <sub>GS</sub> =0V,		60		PF
Reverse Transfer Capacitance	C <sub>rss</sub>	F=1.0MHz		25		PF
Switching Characteristics (Note 4)	•		•	•		
Turn-on Delay Time	t <sub>d(on)</sub>		-	4.7	-	nS
Turn-on Rise Time	t <sub>r</sub>		-	2.3	-	nS
Turn-Off Delay Time	t <sub>d(off)</sub>	$V_{Ds}$ =30V, $I_{D}$ =4.5A $V_{GS}$ =10V, $R_{GEN}$ =3 $\Omega$		15.7	-	nS
Turn-Off Fall Time	t <sub>f</sub>			1.9	-	nS
Total Gate Charge	Qg	V <sub>DS</sub> =30V,I <sub>D</sub> =4.5A,	-	8.5	-	nC
Gate-Source Charge	Q <sub>gs</sub>		_	1.6	-	nC
Gate-Drain Charge	$Q_{gd}$	V <sub>GS</sub> =10V		2.2	-	nC
Drain-Source Diode Characteristic	cs					
Diode Forward Voltage (Note 3)	V <sub>SD</sub>	V <sub>GS</sub> =0V,I <sub>S</sub> =4.5A	-	-	1.2	V
Diode Forward Current (Note 2)	Is		-	-	4.5	Α
Reverse Recovery Time	t <sub>rr</sub>	TJ = 25°C, I <sub>F</sub> =4.5A	-	25	-	nS
Reverse Recovery Charge	Qrr	$di/dt = 100A/\mu s^{(Note3)}$		35	-	nC
Forward Turn-On Time	t <sub>on</sub>	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				)


#### Notes:

- 1. Repetitive Rating: Pulse width limited by maximum junction temperature.
- **2.** Surface Mounted on FR4 Board,  $t \le 10$  sec.
- **3.** Pulse Test: Pulse Width ≤  $300\mu$ s, Duty Cycle ≤ 2%.
- **4.** Guaranteed by design, not subject to production




## **Test Circuit**


# 1) E<sub>AS</sub> test Circuits



### 2) Gate charge test Circuit




#### 3) Switch Time Test Circuit






#### **Typical Electrical and Thermal Characteristics (Curves)**



Vds Drain-Source Voltage (V)

**Figure 1 Output Characteristics** 



**Figure 2 Transfer Characteristics** 





Figure 3 Rdson- Drain Current



T<sub>J</sub>-Junction Temperature(°C)

Figure 4 Rdson-JunctionTemperature




Figure 5 Gate Charge




Figure 6 Source- Drain Diode Forward








Figure 7 Capacitance vs Vds




Vds Drain-Source Voltage (V)
Figure 8 Safe Operation Area




T<sub>J</sub>-Junction Temperature(℃)

Figure 9 BV<sub>DSS</sub> vs Junction Temperature



T<sub>J</sub>-Junction Temperature(℃)

Figure 10 V<sub>GS(th)</sub> vs Junction Temperature



**Figure 11 Normalized Maximum Transient Thermal Impedance**