

## **Description**

The VSM120N03 uses advanced trench technology and design to provide excellent  $R_{DS(ON)}$  with low gate charge. It can be used in a wide variety of applications.


#### **General Features**

- $V_{DS} = 30V, I_D = 120A$  $R_{DS(ON)} < 3.5 m\Omega @ V_{GS} = 10V$  (Typ:3.0 m $\Omega$ )
- High density cell design for ultra low Rdson
- Fully characterized avalanche voltage and current
- Good stability and uniformity with high E<sub>AS</sub>
- Excellent package for good heat dissipation
- Special process technology for high ESD capability

### **Application**

- Power switching application
- Hard switched and high frequency circuits
- Uninterruptible power supply





Schematic Diagram

### **Package Marking and Ordering Information**

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VSM120N03-TC	VSM120N03	TO-220C	-	-	-

### Absolute Maximum Ratings (T<sub>A</sub>=25 ℃ unless otherwise noted)

Parameter	Symbol	Limit	Unit	
Drain-Source Voltage	V <sub>DS</sub>	30	V	
Gate-Source Voltage	V <sub>G</sub> s	±20	V	
Drain Current-Continuous	I <sub>D</sub>	120	А	
Drain Current-Continuous(T <sub>C</sub> =100 °C)	I <sub>D</sub> (100°C)	84	А	
Pulsed Drain Current	I <sub>DM</sub>	400	А	
Maximum Power Dissipation	P <sub>D</sub>	120	W	
Single pulse avalanche energy (Note 5)	Eas	350	mJ	
Operating Junction and Storage Temperature Range	$T_{J}, T_{STG}$	-55 To 175	℃	



## **Thermal Characteristic**

Thermal Resistance,Junction-to-Case <sup>(Note 2)</sup>	R <sub>θJC</sub>	1.25	°C/W	
---	------------------	------	------	--

## **Electrical Characteristics (T<sub>A</sub>=25**°C unless otherwise noted)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Off Characteristics	·					
Drain-Source Breakdown Voltage	BV <sub>DSS</sub>	V <sub>GS</sub> =0V I <sub>D</sub> =250μA	30	-	-	V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> =30V,V <sub>GS</sub> =0V	-	-	1	μA
Gate-Body Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> =±20V,V <sub>DS</sub> =0V	-	-	±100	nA
On Characteristics (Note 3)			•			
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> =V <sub>GS</sub> ,I <sub>D</sub> =250μA	1	1.6	3	V
Drain-Source On-State Resistance	R <sub>DS(ON)</sub>	V <sub>GS</sub> =10V, I <sub>D</sub> =20A	-	3.0	3.5	mΩ
Forward Transconductance	<b>G</b> FS	V <sub>DS</sub> =10V,I <sub>D</sub> =20A	50	-	-	S
Dynamic Characteristics (Note4)	<u> </u>					•
Input Capacitance	C <sub>lss</sub>	V <sub>DS</sub> =25V,V <sub>GS</sub> =0V,		3550		PF
Output Capacitance	C <sub>oss</sub>			1350		PF
Reverse Transfer Capacitance	$C_{rss}$	F=1.0MHz		120		PF
Switching Characteristics (Note 4)			•			
Turn-on Delay Time	t <sub>d(on)</sub>		-	11	-	nS
Turn-on Rise Time	t <sub>r</sub>	VGS=10V,VDS=20V	-	10	-	nS
Turn-Off Delay Time	t <sub>d(off)</sub>	RL=0.75 Ω ,RGEN=3 Ω	-	38	-	nS
Turn-Off Fall Time	t <sub>f</sub>		-	11	-	nS
Total Gate Charge	Qg			48		nC
Gate-Source Charge	Q <sub>gs</sub>	VGS=10V,VDS=15V,ID=20A		11		nC
Gate-Drain Charge	$Q_{gd}$			10		nC
Drain-Source Diode Characteristics	<u> </u>					•
Diode Forward Voltage (Note 3)	$V_{SD}$	V <sub>GS</sub> =0V,I <sub>S</sub> =20A	-	-	1.2	V
Diode Forward Current (Note 2)	Is	-	-	-	120	А
Reverse Recovery Time	t <sub>rr</sub>	TJ = 25°C, IF = 20A	-	21	-	nS
Reverse Recovery Charge	erse Recovery Charge Qrr di/dt = 100A/µs <sup>(Note3)</sup>		-	58	-	nC
Forward Turn-On Time	t <sub>on</sub>	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				


#### Notes:

- 1. Repetitive Rating: Pulse width limited by maximum junction temperature.
- **2.** Surface Mounted on FR4 Board,  $t \le 10$  sec.
- 3. Pulse Test: Pulse Width  $\leq$  300 $\mu$ s, Duty Cycle  $\leq$  2%.
- **4.** Guaranteed by design, not subject to production
- **5.** EAS condition: Tj=25  $^{\circ}\text{C}$  ,VDD=15V,VG=10V,L=0.5mH,Rg=25 $\Omega$




## **Test Circuit**


# 1) E<sub>AS</sub> Test Circuits



# 2) Gate Charge Test Circuit




# 3) Switch Time Test Circuit






## Typical Electrical and Thermal Characteristics (Curves)



**Figure 1 Output Characteristics** 



**Figure 2 Transfer Characteristics** 




Figure 3 Rdson- Drain Current




Figure 4 Rdson-Junction Temperature




Figure 5 Gate Charge




Figure 6 Source- Drain Diode Forward






Figure 7 Capacitance vs Vds




Figure 8 Safe Operation Area




Figure 9 BV<sub>DSS</sub> vs Junction Temperature




Figure 10 V<sub>GS(th)</sub> vs Junction Temperature




Figure 11 Normalized Maximum Transient Thermal Impedance