

Description

The VSM30N10 uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. It can be used in a wide variety of applications.

General Features


- $V_{DS} = 100V, I_D = 30A$ $R_{DS(ON)} < 28m\Omega @ V_{GS} = 10V$ (Typ:24m Ω)
- Special process technology for high ESD capability
- High density cell design for ultra low Rdson
- Fully characterized avalanche voltage and current
- Good stability and uniformity with high E_{AS}
- Excellent package for good heat dissipation

Application

- Power switching application
- Hard switched and high frequency circuits
- Uninterruptible power supply



TO-252



Schematic Diagram

Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VSM30N10-T2	VSM30N10	TO-252	-	-	-

Absolute Maximum Ratings (T_C=25 ℃unless otherwise noted)

Symbol	ymbol Parameter		Unit	
V _{DS}	Drain-Source Voltage	100	V	
V _G s	Gate-Source Voltage	±20	V	
I _D	Drain Current-Continuous	us 30		
I _D (100°C)	Drain Current-Continuous(TC=100°C)	21	Α	
I _{DM}	Pulsed Drain Current	70	Α	
P _D	Maximum Power Dissipation	85	W	
	Derating factor	0.57	W/℃	
E _{AS}	Single pulse avalanche energy (Note 5)	256	mJ	
T_{J}, T_{STG}	Operating Junction and Storage Temperature Range	-55 To 175	$^{\circ}$	



Shenzhen VSEEI Semiconductor Co., Ltd

Thermal Characteristic

R _{0JC} Thermal Resistance, Junction-to-Case ^(Note 2)	1.8	°C/W
---	-----	------

Electrical Characteristics (T_C=25°C unless otherwise noted)

	Symbol Parameter	Condition	Min	Тур	Max	Unit
Off Characteris	stics					
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V I _D =250μA	100	110	-	V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =100V,V _{GS} =0V	-	-	1	μΑ
I _{GSS}	Gate-Body Leakage Current	V _{GS} =±20V,V _{DS} =0V	-	-	±100	nA
On Characteris	etics (Note 3)					
V _{GS(th)}	Gate Threshold Voltage	$V_{DS}=V_{GS}$, $I_{D}=250\mu A$	2	3	4	V
R _{DS(ON)}	Drain-Source On-State Resistance	V _{GS} =10V, I _D =10A	-	24	28	mΩ
g FS	Forward Transconductance	V _{DS} =5V,I _D =10A	-	15	-	S
Dynamic Chara	acteristics (Note4)			•		
C _{lss}	Input Capacitance	\/ -25\/\/ -0\/	-	2000	-	PF
Coss	Output Capacitance	V_{DS} =25V, V_{GS} =0V, F=1.0MHz	-	300	-	PF
C _{rss}	Reverse Transfer Capacitance	F-1.UIVITZ	-	250	-	PF
Switching Char	racteristics (Note 4)					
t _{d(on)}	Turn-on Delay Time		-	7	-	nS
t _r	Turn-on Rise Time	V_{DD} =50V, R_L =5 Ω	-	7	-	nS
t _{d(off)}	Turn-Off Delay Time	V_{GS} =10V, R_{GEN} =3 Ω	-	29	-	nS
t _f	Turn-Off Fall Time		-	7	-	nS
Qg	Total Gate Charge	V -50V L -10A	-	39	-	nC
Q _{gs}	Gate-Source Charge	$V_{DS}=50V,I_{D}=10A,$ $V_{GS}=10V$	-	8	-	nC
Q_{gd}	Gate-Drain Charge	VGS-10V	-	12	1	nC
Drain-Source D	Diode Characteristics					
V_{SD}	Diode Forward Voltage (Note 3)	V _{GS} =0V,I _S =20A	-	-	1.2	V
Is	Diode Forward Current (Note 2)	-	-	-	30	Α
t _{rr}	Reverse Recovery Time	TJ = 25°C, IF = 10A		32	-	nS
Qrr	Reverse Recovery Charge	di/dt = 100A/µs ^(Note3)	-	53	-	nC
ton	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				


Notes:

- 1. Repetitive Rating: Pulse width limited by maximum junction temperature.
- 2. Surface Mounted on FR4 Board, t ≤ 10 sec.
- 3. Pulse Test: Pulse Width ≤ 300µs, Duty Cycle ≤ 2%.
- 4. Guaranteed by design, not subject to production
- 5. EAS Condition : Tj=25 $^{\circ}$ C,V_{DD}=50V,V_G=10V,L=0.5mH,Rg=25 Ω , I_{AS}=32A




Test Circuit


1) E_{AS} Test Circuit



2) Gate Charge Test Circuit



3) Switch Time Test Circuit





Typical Electrical and Thermal Characteristics (Curves)




Figure 1 Output Characteristics




Figure 2 Transfer Characteristics




Figure 3 Rdson- Drain Current




Figure 4 Rdson-JunctionTemperature




Figure 5 Gate Charge







Figure 6 Source- Drain Diode Forward












Figure 8 Safe Operation Area

Figure 10ID Current- Junction Temperature




Figure 11 Normalized Maximum Transient Thermal Impedance

Square Wave Pluse Duration(sec)