

Description


The VSM9N10 uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. It can be used in a wide variety of applications.

General Features


- V_{DS} =100V,I_D =9.6A
 - $R_{DS(ON)}$ < 140m Ω @ V_{GS} =10V (Typ:108m Ω)
- High density cell design for ultra low Rdson
- Fully characterized avalanche voltage and current
- Good stability and uniformity with high E_{AS}
- Excellent package for good heat dissipation
- Special process technology for high ESD capability

Application

- Power switching application
- Hard switched and high frequency circuits
- Uninterruptible power supply



TO-252



Schematic Diagram

Package Marking and Ordering Information

| Device Marking | Device | Device Package | Reel Size | Tape width | Quantity |
|----------------|---------|----------------|-----------|------------|----------|
| VSM9N10-T2 | VSM9N10 | TO-252 | - | - | - |

Absolute Maximum Ratings (T_c=25 ℃ unless otherwise noted)

| Parameter | Symbol | Limit | Unit | |
|--|-----------------------|------------|--------------|--|
| Drain-Source Voltage | VDS | 100 | V | |
| Gate-Source Voltage | Vgs | ±20 | V | |
| Drain Current-Continuous | I _D | 9.6 | А | |
| Drain Current-Continuous(T _C =100 °C) | I _D (100℃) | 6.5 | Α | |
| Pulsed Drain Current | I _{DM} | 38.4 | Α | |
| Maximum Power Dissipation | P _D | 30 | W | |
| Derating factor | | 0.2 | W/℃ | |
| Single pulse avalanche energy (Note 5) | E _{AS} | 20 | mJ | |
| Operating Junction and Storage Temperature Range | T_{J}, T_{STG} | -55 To 175 | $^{\circ}$ C | |



Thermal Characteristic

| Thermal Resistance, Junction-to-Case ^(Note 2) | R _{eJC} | 5 | °C/W |
|--|------------------|---|------|
|--|------------------|---|------|

Electrical Characteristics (T_C=25°C unless otherwise noted)

| Parameter | Symbol | Condition | Min | Тур | Max | Unit |
|------------------------------------|---------------------|--|-----|------|------|------|
| Off Characteristics | | | | | | |
| Drain-Source Breakdown Voltage | BV _{DSS} | V _{GS} =0V I _D =250µA | 100 | 110 | - | V |
| Zero Gate Voltage Drain Current | I _{DSS} | V _{DS} =100V,V _{GS} =0V | - | - | 1 | μΑ |
| Gate-Body Leakage Current | I _{GSS} | V _{GS} =±20V,V _{DS} =0V | - | - | ±100 | nA |
| On Characteristics (Note 3) | | | | | | |
| Gate Threshold Voltage | $V_{GS(th)}$ | V _{DS} =V _{GS} ,I _D =250μA | 1.2 | 1.8 | 2.5 | V |
| Drain-Source On-State Resistance | R _{DS(ON)} | V _{GS} =10V, I _D =6A | - | 108 | 140 | mΩ |
| Forward Transconductance | g _{FS} | V _{DS} =25V,I _D =6A | 3.5 | - | - | S |
| Dynamic Characteristics (Note4) | | | | | | |
| Input Capacitance | C _{lss} | V _{DS} =25V,V _{GS} =0V, | - | 690 | - | PF |
| Output Capacitance | C _{oss} | | - | 120 | - | PF |
| Reverse Transfer Capacitance | C _{rss} | F=1.0MHz | - | 90 | - | PF |
| Switching Characteristics (Note 4) | | | | • | | |
| Turn-on Delay Time | t _{d(on)} | | - | 11 | - | nS |
| Turn-on Rise Time | t _r | V_{DD} =30V, I_{D} =2A, R_{L} =15 Ω V_{GS} =10V, R_{G} =2.5 Ω | - | 7.4 | - | nS |
| Turn-Off Delay Time | t _{d(off)} | | - | 35 | - | nS |
| Turn-Off Fall Time | t _f | | - | 9.1 | - | nS |
| Total Gate Charge | Qg | V _{DS} =30V,I _D =3A, V _{GS} =10V | - | 15.5 | | nC |
| Gate-Source Charge | Q _{gs} | | - | 3.2 | - | nC |
| Gate-Drain Charge | Q_{gd} | V _{GS} =10V | - | 4.7 | - | nC |
| Drain-Source Diode Characteristics | | | • | | | • |
| Diode Forward Voltage (Note 3) | V _{SD} | V _{GS} =0V,I _S =9.6A | - | - | 1.2 | V |
| Diode Forward Current (Note 2) | Is | | - | - | 9.6 | Α |
| Reverse Recovery Time | t _{rr} | TJ = 25°C, IF =9.6A | - | 21 | | nS |
| Reverse Recovery Charge | Qrr | di/dt = 100A/µs ^(Note3) | - | 97 | | nC |
| Forward Turn-On Time | t _{on} | Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD) | | | | |


Notes:

- 1. Repetitive Rating: Pulse width limited by maximum junction temperature.
- **2.** Surface Mounted on FR4 Board, $t \le 10$ sec.
- 3. Pulse Test: Pulse Width $\leq 300 \, \mu \, \text{s}$, Duty Cycle $\leq 2\%$.
- 4. Guaranteed by design, not subject to production
- **5.** EAS condition: Tj=25 $^{\circ}$ C,V_{DD}=50V,V_G=10V,L=0.5mH,Rg=25 Ω




Test Circuit


1) E_{AS} test Circuit



2) Gate charge test Circuit



3) Switch Time Test Circuit










Figure 1 Output Characteristics




Figure 2 Transfer Characteristics




Figure 3 Rdson- Drain Current




Figure 4 Rdson-JunctionTemperature




Figure 5 Gate Charge




Figure 6 Source- Drain Diode Forward






Figure 7 Capacitance vs Vds




Figure 8 Safe Operation Area




Figure 9 BV_{DSS} vs Junction Temperature




Figure 10 V_{GS(th)} vs Junction Temperature




Figure 11 Normalized Maximum Transient Thermal Impedance