

Description

The VSM50N08 uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. It can be used in a wide variety of applications.


General Features

- V_{DS} =80V, I_D =50A $R_{DS(ON)}$ < 16m Ω @ V_{GS} =10V (Typ:13m Ω)
- High density cell design for ultra low Rdson
- Fully characterized avalanche voltage and current
- Good stability and uniformity with high E_{AS}
- Excellent package for good heat dissipation
- Special process technology for high ESD capability

Application

- Power switching application
- Hard switched and high frequency circuits
- Uninterruptible power supply





TO-252

Schematic Diagram

Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VSM50N08-T2	VSM50N08	TO-252	-	-	-

Absolute Maximum Ratings (T_C=25 ℃unless otherwise noted)

Parameter	Symbol	Limit	Unit	
Drain-Source Voltage	Vos	80	V	
Gate-Source Voltage	Vgs	±20	V	
Drain Current-Continuous	I _D	50	А	
Drain Current-Continuous(T _C =100 °C)	I _D (100℃)	35.4	А	
Pulsed Drain Current	I _{DM}	85	Α	
Maximum Power Dissipation	P _D	110	W	
Derating factor		0.73	W/°C	
Single pulse avalanche energy (Note 5)	E _{AS}	450	mJ	
Operating Junction and Storage Temperature Range	T_{J}, T_{STG}	-55 To 175	$^{\circ}$ C	

Thermal Characteristic

Thermal Resistance, Junction-to-Case (Note 2)	R _{eJC}	1.36	°C/W



Electrical Characteristics (T_C=25°C unless otherwise noted)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Off Characteristics			•			•
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V I _D =250μA	80	-	-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =80V,V _{GS} =0V	-	-	1	μΑ
Gate-Body Leakage Current	I _{GSS}	V _{GS} =±20V,V _{DS} =0V	-	-	±100	nA
On Characteristics (Note 3)			•			
Gate Threshold Voltage	V _{GS(th)}	V _{DS} =V _{GS} ,I _D =250µA	1.2	1.7	2.5	V
Drain-Source On-State Resistance	R _{DS(ON)}	V _{GS} =10V, I _D =20A	-	13	16	mΩ
Forward Transconductance	g FS	V _{DS} =10V,I _D =20A	28	-	-	S
Dynamic Characteristics (Note4)						
Input Capacitance	C _{lss}	\/ -25\/\/ -0\/	-	2350	-	PF
Output Capacitance	C _{oss}	V_{DS} =25V, V_{GS} =0V, F=1.0MHz	-	337	-	PF
Reverse Transfer Capacitance	C _{rss}	F-1.0IVID2	-	165	-	PF
Switching Characteristics (Note 4)			•			
Turn-on Delay Time	t _{d(on)}		-	12	-	nS
Turn-on Rise Time	t _r	V_{DD} =40V, I_D =2A, R_L =2 Ω	-	9	-	nS
Turn-Off Delay Time	t _{d(off)}	V_{GS} =10 V , R_{G} =3 Ω	-	20	-	nS
Turn-Off Fall Time	t _f		-	18	-	nS
Total Gate Charge	Qg	V _{DS} =40V,I _D =20A,	-	55	-	nC
Gate-Source Charge	Q _{gs}	V_{DS} -40V, I_D -20A, V_{GS} =10V	-	13	-	nC
Gate-Drain Charge	Q _{gd}	V _{GS} -10V	-	16	-	nC
Drain-Source Diode Characteristics			•			
Diode Forward Voltage (Note 3)	V _{SD}	V _{GS} =0V,I _S =20A	-	-	1.2	V
Diode Forward Current (Note 2)	Is		-	-	50	Α
Reverse Recovery Time	t _{rr}	TJ = 25°C, IF =20A	-	21		nS
Reverse Recovery Charge	Qrr	di/dt = 100A/µs ^(Note3)	-	65		nC
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				


Notes:

- 1. Repetitive Rating: Pulse width limited by maximum junction temperature.
- **2.** Surface Mounted on FR4 Board, $t \le 10$ sec.
- 3. Pulse Test: Pulse Width \leq 300 μ s, Duty Cycle \leq 2%.
- 4. Guaranteed by design, not subject to production
- **5.** EAS condition:Tj=25 $^{\circ}\text{C}$,VDD=40V,VG=10V,L=0.5mH,Rg=25 Ω




Test Circuit


1) E_{AS} test Circuits



2) Gate charge test Circuit



3) Switch Time Test Circuit





Typical Electrical and Thermal Characteristics (Curves)




Figure 1 Output Characteristics




Figure 2 Transfer Characteristics




Figure 3 Rdson- Drain Current




Figure 4 Rdson-Junction Temperature




Figure 5 Gate Charge




Figure 6 Source- Drain Diode Forward






Figure 7 Capacitance vs Vds




Figure 8 Safe Operation Area




Figure 9 Drain Current vs Junction Temperature




Figure 10 Power vs Junction Temperature




Figure 11 Normalized Maximum Transient Thermal Impedance