

Description

The VSM140N10 uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. It can be used in a wide variety of applications.


General Features

- $V_{DS} = 100V, I_D = 140A$ $R_{DS(ON)} < 5.5m\Omega @ V_{GS} = 10V (Typ4.5m\Omega)$
- High density cell design for ultra low Rdson
- Fully characterized avalanche voltage and current
- Good stability and uniformity with high E_{AS}
- Excellent package for good heat dissipation
- Special process technology for high ESD capability

Application

- Power switching application
- Hard switched and high frequency circuits
- Uninterruptible power supply





Schematic Diagram

Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VSM140N10-T7	VSM140N10	TO-247	-	-	-

Absolute Maximum Ratings (T_C=25 ℃ unless otherwise noted)

O 1				
Parameter	Symbol	Limit	Unit	
Drain-Source Voltage	V _{DS}	100	V	
Gate-Source Voltage	Vgs	±20	V	
Drain Current-Continuous	I _D	140	А	
Drain Current-Continuous(T _C =100 °C)	I _D (100℃)	97	А	
Pulsed Drain Current	I _{DM}	550	А	
Maximum Power Dissipation	P _D	340	W	
Derating factor		2.27	W/°C	
Single pulse avalanche energy (Note 5)	E _{AS}	1200	mJ	





Shenzhen VSEEI Semiconductor Co., Ltd

Operating Junction and Storage Temperature Range	T_{J} , T_{STG}	-55 To 175	$^{\circ}$ C	
Thermal Characteristic				
Thermal Resistance,Junction-to-Case(Note 2)	R _{eJC}	0.44	°C/W	

Electrical Characteristics (TA=25°Cunless otherwise noted)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Off Characteristics	·		•			
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V I _D =250μA	100	110	-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =100V,V _{GS} =0V	-	-	1	μΑ
Gate-Body Leakage Current	I _{GSS}	V _{GS} =±20V,V _{DS} =0V	-	-	±100	nA
On Characteristics (Note 3)	·		•			
Gate Threshold Voltage	V _{GS(th)}	$V_{DS}=V_{GS},I_{D}=250\mu A$	2	3.2	4	V
Drain-Source On-State Resistance	R _{DS(ON)}	V _{GS} =10V, I _D =40A	-	4.5	5.5	mΩ
Forward Transconductance	g FS	V _{DS} =50V,I _D =40A	170	-	-	S
Dynamic Characteristics (Note4)	·		•			
Input Capacitance	C _{lss}	V _{DS} =25V,V _{GS} =0V,	-	10500	-	PF
Output Capacitance	C _{oss}		-	914	-	PF
Reverse Transfer Capacitance	C _{rss}	F=1.0MHz	-	695	-	PF
Switching Characteristics (Note 4)						•
Turn-on Delay Time	t _{d(on)}	V_{DD} =65V, I_{D} =40A V_{GS} =10V, R_{GEN} =2.5 Ω	-	25	-	nS
Turn-on Rise Time	t _r		-	100	-	nS
Turn-Off Delay Time	t _{d(off)}		-	65	-	nS
Turn-Off Fall Time	t _f		-	77	-	nS
Total Gate Charge	Qg	V 40/1 40A	-	120	-	nC
Gate-Source Charge	Q _{gs}	V _{DS} =44V,I _D =40A,	-	30	-	nC
Gate-Drain Charge	Q_{gd}	V _{GS} =10V	-	35	-	nC
Drain-Source Diode Characteristics						•
Diode Forward Voltage (Note 3)	V _{SD}	V _{GS} =0V,I _S =40A	-	0.85	1.2	V
Diode Forward Current (Note 2)	Is		-	-	40	Α
Reverse Recovery Time	t _{rr}	TJ = 25°C, IF = 40A	-	45	70	nS
Reverse Recovery Charge	Qrr	di/dt = 100A/µs(Note3)	-	80	120	nC
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				


Notes:

- 1. Repetitive Rating: Pulse width limited by maximum junction temperature.
- 2. Surface Mounted on FR4 Board, t ≤ 10 sec.
- **3.** Pulse Test: Pulse Width ≤ 300µs, Duty Cycle ≤ 2%.
- **4.** Guaranteed by design, not subject to production
- **5.** EAS condition: Tj=25 $^{\circ}$ C,V_{DD}=50V,V_G=10V,L=1mH,Rg=25 Ω




Test circuit


1) E_{AS} test Circuits



2) Gate charge test Circuit:



3) Switch Time Test Circuit:





Typical Electrical and Thermal Characteristics (Curves)




Figure 1 Output Characteristics




Figure 2 Transfer Characteristics




Figure 3 Rdson- Drain Current




Figure 4 Rdson-JunctionTemperature




Figure 5 Gate Charge




Figure 6 Source- Drain Diode Forward






Figure 7 Capacitance vs Vds




Figure 8 Safe Operation Area




Figure 9 BV_{DSS} vs Junction Temperature




Figure 10 $V_{GS(th)}$ vs Junction Temperature




Figure 11 Normalized Maximum Transient Thermal Impedance