

## **Description**

The VSM5N18 uses advanced trench technology and design to provide excellent  $R_{DS(ON)}$  with low gate charge. It can be used in a wide variety of applications.

#### **General Features**

- $V_{DS} = 185V, I_{D} = 5A$ 
  - $R_{DS(ON)} < 450 \text{m}\Omega$  @  $V_{GS}=10 \text{V}$  (Typ:390m $\Omega$ )
  - $R_{DS(ON)} < 500 \text{m}\Omega$  @  $V_{GS} = 4.5 \text{V}$  (Typ:400m $\Omega$ )
- High density cell design for ultra low Rdson
- Fully characterized avalanche voltage and current
- Excellent package for good heat dissipation

### **Application**

- Power switching application
- Hard switched and high frequency circuits
- Uninterruptible power supply





Schematic Diagram

### **Package Marking and Ordering Information**

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VSM5N18-T1	VSM5N18	TO-251	-	-	-

## Absolute Maximum Ratings (T<sub>A</sub>=25℃unless otherwise noted)

Parameter	Symbol	Limit	Unit	
Drain-Source Voltage	V <sub>DS</sub>	185	V	
Gate-Source Voltage	Vgs	±20	V	
Drain Current-Continuous	I <sub>D</sub>	5	Α	
Drain Current-Pulsed (Note 1)	I <sub>DM</sub>	20	Α	
Maximum Power Dissipation	P <sub>D</sub>	30	W	
Operating Junction and Storage Temperature Range	$T_{J}, T_{STG}$	-55 To 150	$^{\circ}$	

## **Thermal Characteristic**

Thermal Resistance, Junction-to-Ambient (Note 2)	$R_{ heta JA}$	4.17	°C/W			



## Electrical Characteristics (T<sub>A</sub>=25°C unless otherwise noted)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Off Characteristics			•	•		
Drain-Source Breakdown Voltage	BV <sub>DSS</sub>	V <sub>GS</sub> =0V I <sub>D</sub> =250μA	185	-	-	V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> =185V,V <sub>GS</sub> =0V	-	-	1	μA
Gate-Body Leakage Current	I <sub>GSS</sub>	$V_{GS}=\pm20V, V_{DS}=0V$	-	-	±100	nA
On Characteristics (Note 3)			•	•		
Gate Threshold Voltage	V <sub>GS(th)</sub>	$V_{DS}=V_{GS},I_{D}=250\mu A$	1.2	1.7	2.5	V
	Б	V <sub>GS</sub> =10V, I <sub>D</sub> =2A	-	390	450	mΩ
Drain-Source On-State Resistance	$R_{DS(ON)}$	V <sub>GS</sub> =4.5V, I <sub>D</sub> =2A	-	400	500	mΩ
Forward Transconductance	<b>g</b> Fs	V <sub>DS</sub> =5V,I <sub>D</sub> =2A	-	8	-	S
Dynamic Characteristics (Note4)	1			I		
Input Capacitance	C <sub>lss</sub>	V <sub>DS</sub> =25V,V <sub>GS</sub> =0V,	-	563	-	PF
Output Capacitance	C <sub>oss</sub>		-	35	-	PF
Reverse Transfer Capacitance	C <sub>rss</sub>	F=1.0MHz	-	10	-	PF
Switching Characteristics (Note 4)			•	•		
Turn-on Delay Time	t <sub>d(on)</sub>	V <sub>DD</sub> =100V, R <sub>L</sub> =15Ω	-	10	-	nS
Turn-on Rise Time	t <sub>r</sub>		-	12	-	nS
Turn-Off Delay Time	$t_{d(off)}$ $V_{GS}$ =10V, $R_{G}$ =2.5 $\Omega$		-	15	-	nS
Turn-Off Fall Time	t <sub>f</sub>		-	15	-	nS
Total Gate Charge	Qg		-	12		nC
Gate-Source Charge	Q <sub>gs</sub>	$V_{DS}=100V, I_{D}=2A,$	-	2.5	-	nC
Gate-Drain Charge	$Q_{gd}$	V <sub>GS</sub> =10V	-	3.8	-	nC
Drain-Source Diode Characteristics	1			ı		
Diode Forward Voltage (Note 3)	V <sub>SD</sub>	V <sub>GS</sub> =0V,I <sub>S</sub> =2A	-	-	1.2	V
Diode Forward Current (Note 2)	Is		_	-	5	Α


#### Notes:

- 1. Repetitive Rating: Pulse width limited by maximum junction temperature.
- 2. Surface Mounted on FR4 Board, t ≤ 10 sec.
- 3. Pulse Test: Pulse Width ≤ 300µs, Duty Cycle ≤ 2%.
- **4.** Guaranteed by design, not subject to production




# **Test Circuit**


## 1) E<sub>AS</sub> test circuit



## 2) Gate charge test circuit




### 3) Switch Time Test Circuit






## **Typical Electrical and Thermal Characteristics (Curves)**



Vds Drain-Source Voltage (V)



Vgs Gate-Source Voltage (V)
Figure 2 Transfer Characteristics




Figure 3 Rdson- Drain Current




Figure 4 Rdson-JunctionTemperature




Figure 5 Gate Charge




Figure 6 Source- Drain Diode Forward









Figure 7 Capacitance vs Vds



**Figure 8 Safe Operation Area** 




 $T_J$ -Junction Temperature( ${}^{\circ}\!\mathbb{C}$ )



T<sub>J</sub>-Junction Temperature(°C)

Figure 10 V<sub>GS(th)</sub> vs Junction Temperature



**Figure 11 Normalized Maximum Transient Thermal Impedance**