

Description

The VST15N550 uses **Super Trench** technology that is uniquely optimized to provide the most efficient high frequency switching performance. Both conduction and switching power losses are minimized due to an extremely low combination of $R_{DS(ON)}$ and Q_g . This device is ideal for high-frequency switching and synchronous rectification.


General Features

- V_{DS} =150V, I_D =5.1A $R_{DS(ON)} < 65m\Omega @ V_{GS}$ =10V (Typ: 55m Ω)
- Excellent gate charge x R_{DS(on)} product (FOM)
- Very low on-resistance R_{DS(on)}
- 150 °C operating temperature

Application

- DC/DC converters and Off-Line UPS
- High Voltage Synchronous Rectifier
- Hard switched and high frequency circuits
- Uninterruptible power supply





SOP-8

Schematic Diagram

Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VST15N550-S8	VST15N550	SOP-8	Ø330mm	12mm	4000 units

Absolute Maximum Ratings (T_A=25 ℃unless otherwise noted)

Parameter		Symbol	Limit	Unit	
Drain-Source Voltage		V _{DS}	150	V	
Gate-Source Voltage		Vgs	V _{GS} ±20		
Drain Current-Continuous		I _D	5.1	Α	
Drain Current-Continuous(T _C =100°C)		I _D (100°C)	3.6	Α	
Pulsed Drain Current ^(Note 1)		I _{DM}	20	Α	
Single pulse avalanche energy (I	Single pulse avalanche energy (Note 5)		60	mJ	
Mi D Diiti	T _C = 25 °C	Б	5	W	
Maximum Power Dissipation	T _A = 25 °C	P_{D}	3	W	
Operating Junction and Storage Temperature Range		T_{J}, T_{STG}	-55 To 150	$^{\circ}\!\mathbb{C}$	

Thermal Characteristic

Thermal Resistance, Junction-to-Ambient ^(Note 2)	$R_{\theta JA}$	41.7	°C/W	
Thermal Resistance, Junction-to-Case ^(Note 2)	R _{θJC}	25	C/VV	



Electrical Characteristics (T_A=25°C unless otherwise noted)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Off Characteristics			•	•		
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V I _D =250μA	150	-	-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =150V,V _{GS} =0V	-	-	1	μΑ
Gate-Body Leakage Current	I _{GSS}	V _{GS} =±20V,V _{DS} =0V	-	-	±100	nA
On Characteristics (Note 3)			•			•
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}$, $I_{D}=250\mu A$	2.5	3.3	4.5	V
Drain-Source On-State Resistance	R _{DS(ON)}	V _{GS} =10V, I _D =5.1A	-	55	65	mΩ
Forward Transconductance	G FS	V _{DS} =5V,I _D =5.1A	-	12.5	-	S
Dynamic Characteristics (Note4)			•	•		
Input Capacitance	C _{lss}		-	550	730	PF
Output Capacitance	C _{oss}	V_{DS} =75V, V_{GS} =0V, F=1.0MHz	-	62	80	PF
Reverse Transfer Capacitance	C _{rss}	F-1.0IVID2	-	2.5	4.5	PF
Switching Characteristics (Note 4)			•	•		
Turn-on Delay Time	t _{d(on)}	V _{DD} =75V, I _D =5.1A	-	7.5	14	nS
Turn-on Rise Time	t _r		-	1.4	8.5	nS
Turn-Off Delay Time	t _{d(off)}	V_{GS} =10 V , R_{G} =3 Ω	-	12.5	21	nS
Turn-Off Fall Time	t _f		-	2.5	8	nS
Total Gate Charge	Qg	\/ -75\/ -5 4A	-	8.5	12	nC
Gate-Source Charge	Q _{gs}	$V_{DS} = 75V, I_{D} = 5.1A,$ $V_{GS} = 10V$	-	2.8		nC
Gate-Drain Charge	Q _{gd}	V _{GS} -10V	-	1.9		nC
Drain-Source Diode Characteristics			•	•		
Diode Forward Voltage (Note 3)	V _{SD}	V _{GS} =0V,I _S =5.1A	-	-	1.2	V
Diode Forward Current (Note 2)	Is		-	-	5.1	Α
Reverse Recovery Time	t _{rr}	$T_J = 25^{\circ}C, I_F = I_S$	-	58	95	nS
Reverse Recovery Charge	Qrr	$di/dt = 100A/\mu s^{(Note3)}$	-	69	110	nC


Notes:

- 1. Repetitive Rating: Pulse width limited by maximum junction temperature.
- 2. The value of R_{BJA} is measured with the device mounted on 1in2 FR-4 board with 2oz. Copper, in a still air environment with T_A =25°C. The value in any given application depends on the user's specific board design.
- 3. Pulse Test: Pulse Width ≤ 300µs, Duty Cycle ≤ 2%.
- 4. Guaranteed by design, not subject to production
- 5. EAS condition : Tj=25 $^{\circ}\text{C}$,V $_{\text{DD}}$ =50V ,V $_{\text{G}}$ =10V ,L=0.5mH ,Rg=25 Ω




Test Circuit


1) E_{AS} test Circuit



2) Gate charge test Circuit



3) Switch Time Test Circuit





Typical Electrical and Thermal Characteristics (Curves)




Figure 1 Output Characteristics




Figure 2 Transfer Characteristics




Figure 3 Rdson- Drain Current




Figure 4 Rdson-JunctionTemperature




Figure 5 Gate Charge




Figure 6 Source- Drain Diode Forward






Figure 7 Capacitance vs Vds




Figure 9 Current De-rating




Figure 8 Safe Operation Area




Figure 10 Power De-rating




Figure 11 Normalized Maximum Transient Thermal Impedance