

Description


The VSM20P06 uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. It can be used in a wide variety of applications.

General Features

- V_{DS} =-60V, I_{D} =-20A $R_{DS(ON)}$ <42mΩ @ V_{GS} =-10V
- High density cell design for ultra low Rdson
- Fully characterized avalanche voltage and current
- Good stability and uniformity with high E_{AS}
- Excellent package for good heat dissipation

Application

- Power switching application
- Hard switched and high frequency circuits
- Uninterruptible power supply



Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VSM20P06-TF	VSM20P06	TO-220F	-	-	-

Absolute Maximum Ratings (T_C=25 ℃unless otherwise noted)

Parameter	Symbol	Limit	Unit	
Drain-Source Voltage	V _{DS}	-60	V	
Gate-Source Voltage	Vgs	±20	V	
Drain Current-Continuous	I _D	-20	А	
Drain Current-Continuous(T _C =100 °C)	I _D (100℃)	-14.1	Α	
Pulsed Drain Current	I _{DM}	80	Α	
Maximum Power Dissipation	P _D	35	W	
Derating factor		0.23	W/℃	
Single pulse avalanche energy (Note 5)	pulse avalanche energy ^(Note 5)		mJ	
Operating Junction and Storage Temperature Range	T_{J}, T_{STG}	-55 To 175	$^{\circ}\mathbb{C}$	

Thermal Characteristic

Thermal Resistance, Junction-to-Case ^(Note 2)	R _{eJC}	4.3	°C/W
--	------------------	-----	------



Electrical Characteristics (T_C=25 °C unless otherwise noted)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Off Characteristics	<u>.</u>		•			•
Drain-Source Breakdown Voltage	rain-Source Breakdown Voltage BV _{DSS}		-60	-	-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =-60V,V _{GS} =0V	-	-	1	μA
Gate-Body Leakage Current	I _{GSS}	V _{GS} =±20V,V _{DS} =0V	-	-	±100	nA
On Characteristics (Note 3)						
Gate Threshold Voltage	V _{GS(th)}	V _{DS} =V _{GS} ,I _D =-250μA	-2	-2.6	-3.5	V
Drain-Source On-State Resistance	R _{DS(ON)}	V _{GS} =-10V, I _D =-20A	-	35	42	mΩ
Forward Transconductance	g Fs	V_{DS} =-5 V , I_{D} =-20 A	-	20	-	S
Dynamic Characteristics (Note4)						
Input Capacitance	C _{lss}	\/ - 20\/\/ -0\/	-	2485	-	PF
Output Capacitance	C _{oss}	V_{DS} =-30V, V_{GS} =0V, F=1.0MHz	-	114	-	PF
Reverse Transfer Capacitance	C _{rss}	Γ-1.UIVIΠZ	-	104	-	PF
Switching Characteristics (Note 4)						
Turn-on Delay Time	t _{d(on)}		-	12	-	nS
Turn-on Rise Time	t _r	V_{DD} =-30 V , I_{D} =-20 A	-	14	-	nS
Turn-Off Delay Time	t _{d(off)}	$V_{\text{GS}}\text{=-}10V, R_{\text{GEN}}\text{=}3\Omega$	-	38	-	nS
Turn-Off Fall Time	t _f		-	15	-	nS
Total Gate Charge	Qg	V _{DS} =-30V,I _D =-20A,	-	46.1	-	nC
Gate-Source Charge	Q _{gs}	V_{DS} =-30 V_{ID} =-20 A , V_{GS} =-10 V	-	9.9	-	nC
Gate-Drain Charge	Q _{gd}	V GS10 V	-	11.7	-	nC
Drain-Source Diode Characteristics						
Diode Forward Voltage (Note 3)	V _{SD}	V _{GS} =0V,I _S =-20A	-	-	1.2	V
Diode Forward Current (Note 2)	Is		-	-	-20	Α
Reverse Recovery Time	t _{rr}	TJ = 25°C, IF = -20A	-	-	40	nS
Reverse Recovery Charge	Qrr	$di/dt = 100A/\mu s^{(Note3)}$	-	-	120	nC


Notes:

- 1. Repetitive Rating: Pulse width limited by maximum junction temperature.
- **2.** Surface Mounted on FR4 Board, $t \le 10$ sec.
- 3. Pulse Test: Pulse Width \leq 300 μ s, Duty Cycle \leq 2%.
- **4.** Guaranteed by design, not subject to production
- **5.** E_{AS} condition: Tj=25 $^{\circ}\text{C}$,V_{DD}=-30V,V_G=-10V,L=0.5mH,Rg=25 Ω




Test Circuit


1) E_{AS} Test Circuit



2) Gate Charge Test Circuit




3) Switch Time Test Circuit






Typical Electrical and Thermal Characteristics (Curves)



-Vds Drain-Source Voltage (V)





-Vgs Gate-Source Voltage (V)

Figure 2 Transfer Characteristics




Figure 3 Rdson-Drain Current




Figure 4 Rdson-JunctionTemperature





Figure 5 Gate Charge



-Vsd Source-Drain Voltage (V)

Figure 6 Source- Drain Diode Forward







Figure 7 Capacitance vs Vds



 T_J -Junction Temperature (°C) Figure 9 BV_{DSS} vs Junction Temperature





Figure 8 Safe Operation Area



 $\label{eq:TJ-Junction} T_{J}-Junction Temperature($^{\circ}$C)$ Figure 10 $V_{GS(th)}$ vs Junction Temperature$




Figure 11 Normalized Maximum Transient Thermal Impedance

Square Wave Pluse Duration(sec)

v1.0 Page 5 http://www.vseei.com/