

## **Description**

The VST08N022 uses **Super Trench** technology that is uniquely optimized to provide the most efficient high frequency switching performance. Both conduction and switching power losses are minimized due to an extremely low combination of  $R_{\text{DS(ON)}}$  and  $Q_g$ . This device is ideal for high-frequency switching and synchronous rectification.

#### **General Features**


- $V_{DS}$  =85V, $I_{D}$  =250A  $R_{DS(ON)}$  <2.6m $\Omega$  @  $V_{GS}$ =10V
- Excellent gate charge x R<sub>DS(on)</sub> product
- Very low on-resistance R<sub>DS(on)</sub>
- 175 °C operating temperature
- Pb-free lead plating
- 100% UIS tested

### **Application**

- DC/DC Converter
- Ideal for high-frequency switching and synchronous rectification



TO-263



Schematic Diagram

## **Package Marking and Ordering Information**

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VST08N022-T3	VST08N022	TO-263	-	-	-

Absolute Maximum Ratings (T<sub>C</sub>=25℃unless otherwise noted)

Parameter	Symbol	Limit	Unit	
Drain-Source Voltage	V <sub>DS</sub>	85	V	
Gate-Source Voltage	V <sub>G</sub> s	±20	V A	
Drain Current-Continuous	I <sub>D</sub>	250		
Drain Current-Continuous(T <sub>C</sub> =100 °C)	I <sub>D</sub> (100℃)	180	А	
Pulsed Drain Current	I <sub>DM</sub>	1000	А	
Maximum Power Dissipation	P <sub>D</sub>	300	W	
Derating factor		2	W/℃	
Single pulse avalanche energy (Note 5)	E <sub>AS</sub>	2000	mJ	
Operating Junction and Storage Temperature Range	$T_{J}, T_{STG}$	-55 To 175	°C	



### **Thermal Characteristic**

Thermal Resistance, Junction-to-Case (Note 2)	$R_{ heta JC}$	0.5	°C/W
---	----------------	-----	------

## **Electrical Characteristics (T<sub>C</sub>=25**°C unless otherwise noted)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV <sub>DSS</sub>	V <sub>GS</sub> =0V I <sub>D</sub> =250µA	85		-	V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> =85V,V <sub>GS</sub> =0V	-	-	1	μA
Gate-Body Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> =±20V,V <sub>DS</sub> =0V	-	-	±100	nA
On Characteristics (Note 3)						
Gate Threshold Voltage	V <sub>GS(th)</sub>	$V_{DS}=V_{GS},I_{D}=250\mu A$	2.5	3.5	4.5	V
Drain-Source On-State Resistance	R <sub>DS(ON)</sub>	V <sub>GS</sub> =10V, I <sub>D</sub> =100A	-	2.2	2.6	mΩ
Forward Transconductance	<b>G</b> FS	V <sub>DS</sub> =10V,I <sub>D</sub> =100A	-	90	-	S
Dynamic Characteristics (Note4)						
Input Capacitance	C <sub>lss</sub>	V <sub>DS</sub> =40V,V <sub>GS</sub> =0V,	-	10700	-	PF
Output Capacitance	C <sub>oss</sub>		-	1700	-	PF
Reverse Transfer Capacitance	C <sub>rss</sub>	F=1.0MHz	-	76	-	PF
Switching Characteristics (Note 4)						
Turn-on Delay Time	t <sub>d(on)</sub>	$V_{DD}$ =40V, $I_{D}$ =100A $V_{GS}$ =10V, $R_{G}$ =1.6 $\Omega$	-	28	-	nS
Turn-on Rise Time	t <sub>r</sub>		-	73	-	nS
Turn-Off Delay Time	t <sub>d(off)</sub>		-	86	-	nS
Turn-Off Fall Time	t <sub>f</sub>		-	33	-	nS
Total Gate Charge	Qg	V <sub>DS</sub> =40V,I <sub>D</sub> =100A,	-	142		nC
Gate-Source Charge	Q <sub>gs</sub>		-	56		nC
Gate-Drain Charge	$Q_{gd}$	V <sub>GS</sub> =10V	-	24		nC
Drain-Source Diode Characteristics						
Diode Forward Voltage (Note 3)	V <sub>SD</sub>	V <sub>GS</sub> =0V,I <sub>F</sub> = I <sub>S</sub>	-		1.2	V
Diode Forward Current (Note 2)	Is		-	-	250	Α
Reverse Recovery Time	t <sub>rr</sub>	$T_J = 25$ °C, $I_F = I_S$	-	115		nS
Reverse Recovery Charge	Qrr	$di/dt = 100A/\mu s^{(Note3)}$	-	320		nC


#### Notes:

- 1. Repetitive Rating: Pulse width limited by maximum junction temperature.
- 2. Surface Mounted on FR4 Board, t ≤ 10 sec.
- 3. Pulse Test: Pulse Width ≤ 300µs, Duty Cycle ≤ 2%.
- 4. Guaranteed by design, not subject to production
- 5. EAS condition : Tj=25  $^{\circ}\text{C}$  ,VDD=42.5V,VG=10V,L=0.5mH,Rg=25 $\Omega$




## **Test Circuit**


# 1) E<sub>AS</sub> test Circuit



# 2) Gate charge test Circuit




## 3) Switch Time Test Circuit










**Figure 1 Output Characteristics** 



**Figure 2 Transfer Characteristics** 




Figure 3 Rdson- Drain Current




Figure 4 Rdson-JunctionTemperature




Figure 5 Gate Charge





Figure 6 Source- Drain Diode Forward









Figure 7 Capacitance vs Vds

Figure 9 Power De-rating







Figure 8 Safe Operation Area

Figure 10 Current De-rating



**Figure 11 Normalized Maximum Transient Thermal Impedance**