

Description

The VSM110N08 uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. It can be used in a wide variety of applications.

General Features


- $V_{DS} = 82V, I_D = 110A$ $R_{DS(ON)} < 7m\Omega @ V_{GS} = 10V$ (Typ:5.9mΩ)
- Special process technology for high ESD capability
- High density cell design for ultra low Rdson
- Fully characterized avalanche voltage and current
- Good stability and uniformity with high E_{AS}
- Excellent package for good heat dissipation

Application

- Power switching application
- Hard switched and high frequency circuits
- Uninterruptible power supply



TO-263



Schematic Diagram

Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VSM110N08-T3	VSM110N08	TO-263	-	-	-

Absolute Maximum Ratings (T_C=25 ℃ unless otherwise noted)

Parameter	Symbol	Limit	Unit	
Drain-Source Voltage	VDS	82	V	
Gate-Source Voltage	Vgs	±20	V	
Drain Current-Continuous	I _D	110	А	
Drain Current-Continuous(T _C =100°ℂ)	I _D (100℃)	81	Α	
Pulsed Drain Current	I _{DM}	350	Α	
Maximum Power Dissipation	P _D	200	W	
Derating factor		1.33	W/℃	
Single pulse avalanche energy (Note 5)	E _{AS}	950	mJ	
Operating Junction and Storage Temperature Range	T_{J}, T_{STG}	-55 To 175	$^{\circ}$ C	



Shenzhen VSEEI Semiconductor Co., Ltd

Thermal Characteristic

Thermal Resistance, Junction-to-Case (Note 2)	R _{θJc}	0.75	°C/W	l
---	------------------	------	------	---

Electrical Characteristics (T_C=25°C unless otherwise noted)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Off Characteristics	<u> </u>		•	•		
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V I _D =250μA	82	-	-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =82V,V _{GS} =0V	-	-	1	μΑ
Gate-Body Leakage Current	I _{GSS}	V _{GS} =±20V,V _{DS} =0V	-	-	±100	nA
On Characteristics (Note 3)				•		
Gate Threshold Voltage	V _{GS(th)}	$V_{DS}=V_{GS}$, $I_{D}=250\mu A$	2	3	4	V
Drain-Source On-State Resistance	R _{DS(ON)}	V _{GS} =10V, I _D =20A	-	5.9	7.0	mΩ
Forward Transconductance	G FS	V _{DS} =5V,I _D =20A	60	-	-	S
Dynamic Characteristics (Note4)				•		
Input Capacitance	C _{lss}	.,	-	6400	-	PF
Output Capacitance	C _{oss}	V_{DS} =40V, V_{GS} =0V, F=1.0MHz	-	334	-	PF
Reverse Transfer Capacitance	C _{rss}	F-1.UIVITZ	-	318	-	PF
Switching Characteristics (Note 4)				•		
Turn-on Delay Time	t _{d(on)}	V_{DD} =30V, R_L =1 Ω V_{GS} =10V, R_{GEN} =2.5 Ω	-	21	-	nS
Turn-on Rise Time	t _r		-	39	-	nS
Turn-Off Delay Time	t _{d(off)}		-	70	-	nS
Turn-Off Fall Time	t _f		-	24	-	nS
Total Gate Charge	Qg	\/ -40\/ L -20A	-	120	-	nC
Gate-Source Charge	Q _{gs}	$V_{DS}=40V,I_{D}=20A,$ $V_{GS}=10V$	-	25.4	-	nC
Gate-Drain Charge	Q _{gd}	V _{GS} -10V	-	39.4	-	nC
Drain-Source Diode Characteristics				•		
Diode Forward Voltage (Note 3)	V _{SD}	V _{GS} =0V,I _S =110A	-	-	1.2	V
Diode Forward Current (Note 2)	Is	-	-	-	110	Α
Reverse Recovery Time	t _{rr}	TJ = 25°C, IF = 20A	-	43	-	nS
Reverse Recovery Charge	Qrr	$di/dt = 100A/\mu s^{(Note3)}$	-	93	-	nC


Notes:

- 1. Repetitive Rating: Pulse width limited by maximum junction temperature.
- 2. Surface Mounted on FR4 Board, t ≤ 10 sec.
- 3. Pulse Test: Pulse Width ≤ 300µs, Duty Cycle ≤ 2%.
- 4. Guaranteed by design, not subject to production
- 5. EAS condition: Tj=25 $^{\circ}$ C,VDD=40V,VG=10V,L=0.5mH,Rg=25 Ω




Test circuit


1) E_{AS} test Circuit



2) Gate charge test Circuit



3) Switch Time Test Circuit





Typical Electrical and Thermal Characteristics (Curves)




Figure 1 Output Characteristics




Figure 2 Transfer Characteristics




Figure 3 Rdson- Drain Current




Figure 4 Rdson-JunctionTemperature




Figure 5 Gate Charge





Figure 6 Source- Drain Diode Forward








Figure 11 Normalized Maximum Transient Thermal Impedance

Square Wave Pluse Duration(sec)