

Description


The VSM15P05 uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. It can be used in a wide variety of applications.

General Features

- V_{DS} =-55V, I_{D} =-15A $R_{DS(ON)}$ <75m Ω @ V_{GS} =-10V
- High density cell design for ultra low Rdson
- Fully characterized avalanche voltage and current
- Excellent package for good heat dissipation

Application

- Power switching application
- Hard switched and high frequency circuits
- DC-DC Converter



Schematic Diagram

Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VSM15P05-T1	VSM15P05	TO-251	-	-	-

Absolute Maximum Ratings (T_c=25 ℃unless otherwise noted)

Parameter	Symbol	Limit	Unit	
Drain-Source Voltage	V _{DS}	-55	V	
Gate-Source Voltage	V _G s	±20	V	
Drain Current-Continuous	I _D	-15	А	
Drain Current-Continuous(T _C =100 °C)	I _D (100℃)	-10	А	
Pulsed Drain Current	I _{DM}	-50	А	
Maximum Power Dissipation	P _D	35	W	
Operating Junction and Storage Temperature Range	T _J ,T _{STG}	-55 To 175	$^{\circ}$	

Shenzhen VSEEI Semiconductor Co., Ltd

Thermal Characteristic

Thermal Resistance ,Junction-to-Case ^(Note 2)	R _{eJC}	4.3	°C/W	l
--	------------------	-----	------	---

Electrical Characteristics (T_C=25°C unless otherwise noted)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Off Characteristics	·		•			
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V I _D =-250μA	-60	-	-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =-55V,V _{GS} =0V	-	-	1	μA
Gate-Body Leakage Current	I _{GSS}	V _{GS} =±20V,V _{DS} =0V	-	-	±100	nA
On Characteristics (Note 3)			•			
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS},I_{D}=-250\mu A$	-1.5	-2.6	-3.5	V
Drain-Source On-State Resistance	R _{DS(ON)}	V _{GS} =-10V, I _D =-5A	-	60	75	mΩ
Forward Transconductance	g FS	V _{DS} =-15V,I _D =-5A	16	-	-	S
Dynamic Characteristics (Note4)			•	•		•
Input Capacitance	C _{lss}		-	1450	-	PF
Output Capacitance	Coss	V_{DS} =-20V, V_{GS} =0V, F=1.0MHz	-	145	-	PF
Reverse Transfer Capacitance	C _{rss}	F=1.UIVIHZ	-	110	-	PF
Switching Characteristics (Note 4)	·		•			
Turn-on Delay Time	t _{d(on)}		-	8	-	nS
Turn-on Rise Time	t _r	V_{DD} =-30V, , R_L =30 Ω	-	9	-	nS
Turn-Off Delay Time	t _{d(off)}	V_{GS} =-10 V , R_{GEN} =6 Ω	-	65	-	nS
Turn-Off Fall Time	t _f		-	30	-	nS
Total Gate Charge	Qg	\/ - 20\/ I - FA	-	26	-	nC
Gate-Source Charge	Q _{gs}	V_{DS} =-30V, I_{D} =-5A, V_{GS} =-10V	-	4.5	-	nC
Gate-Drain Charge	Q_{gd}	v _{GS} 10v	-	7	-	nC
Drain-Source Diode Characteristics			-			
Diode Forward Voltage (Note 3)	V _{SD}	V _{GS} =0V,I _S =-15A	-	-	1.2	V
Diode Forward Current (Note 2)	Is		-	-	-15	Α


Notes:

- 1. Repetitive Rating: Pulse width limited by maximum junction temperature.
- **2.** Surface Mounted on FR4 Board, $t \le 10$ sec.
- **3.** Pulse Test: Pulse Width ≤ 300µs, Duty Cycle ≤ 2%.
- 4. Guaranteed by design, not subject to production




Test Circuit


1) E_{AS} Test Circuit



2) Gate Charge Test Circuit



3) Switch Time Test Circuit





Typical Electrical and Thermal Characteristics (Curves)




Figure 1 Output Characteristics





Figure 2 Transfer Characteristics



Rdson On-Resistance((2)

Figure 3 Rdson- Drain Current




Figure 4 Rdson-Junction Temperature




Figure 5 Gate Charge




Figure 6 Source- Drain Diode Forward






Figure 7 Capacitance vs Vds




Figure 9 BV_{DSS} vs Junction Temperature




Figure 8 Safe Operation Area




Figure 10 V_{GS(th)} vs Junction Temperature




Figure 11 Normalized Maximum Transient Thermal Impedance