

#### **Description**

The VSM15P04 uses advanced trench technology and design to provide excellent  $R_{DS(ON)}$  with low gate charge .This device is well suited for use as a load switch or in PWM applications.

#### **General Features**

● V<sub>DS</sub> =-40V,I<sub>D</sub> =-15A


 $R_{DS(ON)}$  <35m $\Omega$  @  $V_{GS}$ =-10V

 $R_{DS(ON)}$  <45m $\Omega$  @  $V_{GS}$ =-4.5V

- High density cell design for ultra low Rdson
- Fully characterized avalanche voltage and current
- Excellent package for good heat dissipation

## **Application**

- Load switch
- PWM application



### **Package Marking and Ordering Information**

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VSM15P04-T2	VSM15P04	TO-252	-	-	-

### Absolute Maximum Ratings (T<sub>c</sub>=25℃unless otherwise noted)

Parameter	Symbol	Limit	Unit	
Drain-Source Voltage	V <sub>DS</sub>	-40	V	
Gate-Source Voltage	V <sub>G</sub> s	±20	V	
Drain Current-Continuous	I <sub>D</sub>	-15	А	
Pulsed Drain Current	I <sub>DM</sub>	-60	А	
Maximum Power Dissipation	P <sub>D</sub>	50	W	
Operating Junction and Storage Temperature Range	$T_{J}, T_{STG}$	-55 To 175	$^{\circ}\!\mathbb{C}$	

#### **Thermal Characteristic**

Thermal Resistance, Junction-to-Case <sup>(Note 2)</sup>	$R_{ heta JC}$	3.0	°C/W



# Electrical Characteristics (T<sub>C</sub>=25°C unless otherwise noted)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Off Characteristics				•		
Drain-Source Breakdown Voltage	BV <sub>DSS</sub>	V <sub>GS</sub> =0V I <sub>D</sub> =-250μA	-40	-	-	V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> =-40V,V <sub>GS</sub> =0V	-	-	-1	μΑ
Gate-Body Leakage Current	I <sub>GSS</sub>	I <sub>GSS</sub> V <sub>GS</sub> =±20V,V <sub>DS</sub> =0V		-	±100	nA
On Characteristics (Note 3)				•		
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> =V <sub>GS</sub> ,I <sub>D</sub> =-250μA	-1.0	-1.5	-2.0	V
Drain-Source On-State Resistance	В	V <sub>GS</sub> =-10V, I <sub>D</sub> =-15A	-	29	35	mΩ
Drain-Source On-State Resistance	R <sub>DS(ON)</sub>	V <sub>GS</sub> =-4.5V, I <sub>D</sub> =-10A	-	34	45	mΩ
Forward Transconductance	<b>g</b> FS	V <sub>DS</sub> =-5V,I <sub>D</sub> =-15A	-	10	-	S
Dynamic Characteristics (Note4)						
Input Capacitance	C <sub>lss</sub>	\\ 00\\\\ 0\\	-	930	-	PF
Output Capacitance	C <sub>oss</sub>	$V_{DS}$ =-20V, $V_{GS}$ =0V, F=1.0MHz	-	85	-	PF
Reverse Transfer Capacitance	C <sub>rss</sub>	r-1.0lvinz	-	35	-	PF
Switching Characteristics (Note 4)						
Turn-on Delay Time	t <sub>d(on)</sub>		-	8	-	nS
Turn-on Rise Time	t <sub>r</sub>	$V_{DD}$ =-20V, $R_L$ =1 $\Omega$ ,	-	4	-	nS
Turn-Off Delay Time	t <sub>d(off)</sub>	$V_{GS}$ =-10 $V$ , $R_G$ =3 $\Omega$	-	32	-	nS
Turn-Off Fall Time	t <sub>f</sub>		-	7	-	nS
Total Gate Charge	Qg	V - 20 I - 45A	-	25	-	nC
Gate-Source Charge	Q <sub>gs</sub>	V <sub>DS</sub> =-20,I <sub>D</sub> =-15A,	-	3	-	nC
Gate-Drain Charge	$Q_{gd}$	V <sub>GS</sub> =-10V	-	7	-	nC
Drain-Source Diode Characteristics				I.		
Diode Forward Voltage (Note 3)	V <sub>SD</sub>	V <sub>GS</sub> =0V,I <sub>S</sub> =-15A	-		-1.2	V
Diode Forward Current (Note 2)	Is		-	-	-15	А
Reverse Recovery Time	t <sub>rr</sub>	T <sub>J</sub> = 25°C, I <sub>F</sub> =- 15A	-	25		nS
Reverse Recovery Charge	Qrr	$di/dt = -100A/\mu s^{(Note3)}$	-	31		nC


#### Notes:

- 1. Repetitive Rating: Pulse width limited by maximum junction temperature.
- **2.** Surface Mounted on FR4 Board,  $t \le 10$  sec.
- 3. Pulse Test: Pulse Width  $\leq$  300 $\mu$ s, Duty Cycle  $\leq$  2%.
- 4. Guaranteed by design, not subject to production




## **Test Circuit**


# 1) E<sub>AS</sub> test Circuit



## 2) Gate charge test Circuit




#### 3) Switch Time Test Circuit






### P- Channel Typical Electrical and Thermal Characteristics (Curves)



-Vds Drain-Source Voltage (V)

Figure 1 Output Characteristics



-Vgs Gate-Source Voltage (V)
Figure 2 Transfer Characteristics





Figure 3 Rdson- Drain Current



**Figure 4 Rdson-Junction Temperature** 




Figure 5 Gate Charge




Figure 6 Source- Drain Diode Forward






Figure 7 Capacitance vs Vds




Figure 9 Power Dissipation




Figure 8 Safe Operation Area





Figure 10 ID Current De-rating



**Figure 11 Normalized Maximum Transient Thermal Impedance**