

Description

The VSM110N10 uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. It can be used in a wide variety of applications.


General Features

- $V_{DS} = 100V, I_D = 110A$ $R_{DS(ON)} < 9m\Omega @ V_{GS} = 10V$
- High density cell design for ultra low Rdson
- Fully characterized avalanche voltage and current
- Good stability and uniformity with high E_{AS}
- Excellent package for good heat dissipation
- Special process technology for high ESD capability

Application

- Power switching application
- Hard switched and high frequency circuits
- Uninterruptible power supply





Schematic Diagram

Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VSM110N10-TC	VSM110N10	TO-220C	-	-	-

Absolute Maximum Ratings (T_C=25 ℃unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V _{DS}	100	V
Gate-Source Voltage	V _G s	±20	V
Drain Current-Continuous	I _D	110	А
Drain Current-Continuous(T _C =100 °C)	I _D (100℃)	78	А
Pulsed Drain Current	I _{DM}	440	А
Maximum Power Dissipation	P _D	220	W
Derating factor		1.47	W/°C
Single pulse avalanche energy (Note 5)	E _{AS}	1100	mJ





Shenzhen VSEEI Semiconductor Co., Ltd

Parameter	Symbol	Limit	Unit	
Operating Junction and Storage Temperature Range	T_{J} , T_{STG}	-55 To 175	$^{\circ}$	

Thermal Characteristic

Thermal Resistance,Junction-to-Case ^(Note 2)	R ₀ JC	0.68	°C/W	1
---	-------------------	------	------	---

Electrical Characteristics (T_C=25°C unless otherwise noted)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V I _D =250μA	100	113	-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =100V,V _{GS} =0V	-	-	1	μA
Gate-Body Leakage Current	I _{GSS}	V _{GS} =±20V,V _{DS} =0V	-	-	±100	nA
On Characteristics (Note 3)	<u> </u>		•			
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}$, $I_{D}=250\mu A$	2	3	4	V
Drain-Source On-State Resistance	R _{DS(ON)}	V _{GS} =10V, I _D =40A	-	7.5	9	mΩ
Forward Transconductance	g FS	V _{DS} =25V,I _D =57A	90	-	-	S
Dynamic Characteristics (Note4)	<u> </u>		•			
Input Capacitance	C _{lss}		-	6500	-	PF
Output Capacitance	Coss	$V_{DS}=25V,V_{GS}=0V,$	-	380	-	PF
Reverse Transfer Capacitance	C _{rss}	F=1.0MHz	-	330	-	PF
Switching Characteristics (Note 4)	<u> </u>		•			
Turn-on Delay Time	t _{d(on)}		-	26	-	nS
Turn-on Rise Time	t _r	V_{DD} =30V, I_{D} =2A, R_{L} =15 Ω	-	24	-	nS
Turn-Off Delay Time	t _{d(off)}	V_{GS} =10 V , R_{G} =2.5 Ω	-	91	-	nS
Turn-Off Fall Time	t _f		-	39	-	nS
Total Gate Charge	Qg	V 00V/1 00A	-	163		nC
Gate-Source Charge	Q _{gs}	V _{DS} =30V,I _D =30A,	-	31		nC
Gate-Drain Charge	Q_{gd}	V _{GS} =10V	-	64		nC
Drain-Source Diode Characteristics						
Diode Forward Voltage (Note 3)	V_{SD}	V _{GS} =0V,I _S =40A	-		1.2	V
Diode Forward Current (Note 2)	Is		-	-	110	А
Reverse Recovery Time	t _{rr}	TJ = 25°C, IF = 40A	-	42		nS
Reverse Recovery Charge	Qrr	di/dt = 100A/µs ^(Note3)		66		nC
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				


Notes:

- 1. Repetitive Rating: Pulse width limited by maximum junction temperature.
- 2. Surface Mounted on FR4 Board, $t \le 10$ sec.
- 3. Pulse Test: Pulse Width ≤ 300µs, Duty Cycle ≤ 2%.
- 4. Guaranteed by design, not subject to production
- 5. EAS condition : Tj=25 $^{\circ}\text{C}$,VDD=50V,VG=10V,L=0.5mH,Rg=25 Ω




Test Circuit

1) E_{AS} test Circuit



2) Gate charge test Circuit



3) Switch Time Test Circuit










Figure 1 Output Characteristics




Figure 2 Transfer Characteristics




Figure 3 Rdson-Drain Current




Figure 4 Rdson-JunctionTemperature




Figure 5 Gate Charge




Figure 6 Source- Drain Diode Forward






Figure 7 Capacitance vs Vds




Figure 8 Safe Operation Area




Figure 9 BV_{DSS} vs Junction Temperature




Figure 10 V_{GS(th)} vs Junction Temperature




Figure 11 Normalized Maximum Transient Thermal Impedance