

Description

TheVSM210N08uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. It can be used in automotive applications and a wide variety of other applications.


General Features

- $V_{DSS} = 85V, I_D = 210A^{(Note5)}$ $R_{DS(ON)} < 3.8m\Omega @ V_{GS} = 10V$
- Good stability and uniformity with high E_{AS}
- Special process technology for high ESD capability
- High density cell design for ultra low Rdson
- Fully characterized avalanche voltage and current
- Excellent package for good heat dissipation

Application

- Automotive applications
- Hard switched and high frequency circuits
- Uninterruptible power supply





Schematic Diagram

Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VSM210N08-TC	VSM210N08	TO-220C	-	-	-

Absolute Maximum Ratings (T_C=25 ℃unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	VDSS	85	V
Gate-Source Voltage	V _G s	±20	V
Drain Current-Continuous	I _D	210 ^(Note5)	А
Drain Current-Continuous(T _C =100°ℂ)	I _D (100℃)	150	Α
Pulsed Drain Current	I _{DM}	850	Α
Maximum Power Dissipation	P _D	310	W
Derating factor		2.07	W/℃





Shenzhen VSEEI Semiconductor Co., Ltd

Single pulse avalanche energy (Note 3)	E _{AS}	2200	mJ	
Peak Diode Recovery dv/dt (Note 4)	dv/dt	5	V/ns	
Operating Junction and Storage Temperature Range	T_J, T_{STG}	-55 To 175	$^{\circ}$	

Thermal Characteristic

Thermal Resistance,Junction-to-Case (Note 1)	$R_{ heta JC}$	0.48	°C/W	1
--	----------------	------	------	---

Electrical Characteristics (T_C=25°C unless otherwise noted)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV _{DSS}	V_{GS} =0V I_D =250 μ A	85	-	-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =85V,V _{GS} =0V	-	-	1	μA
Gate-Body Leakage Current	I _{GSS}	V _{GS} =±20V,V _{DS} =0V	-	-	±200	nA
On Characteristics						
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}$, $I_{D}=250\mu A$	2	3	4	V
Drain-Source On-State Resistance	R _{DS(ON)}	V_{GS} =10V, I_D =40A	-	3.2	3.8	mΩ
Forward Transconductance	g _{FS}	V _{DS} =10V,I _D =20A	35	-	-	S
Dynamic Characteristics			•			•
Input Capacitance	C _{lss}	V _{DS} =25V,V _{GS} =0V,	-	11000	-	PF
Output Capacitance	C _{oss}		-	914	-	PF
Reverse Transfer Capacitance	C _{rss}	F=1.0MHz	-	695	-	PF
Switching Characteristics						
Turn-on Delay Time	t _{d(on)}	V_{DD} =38V, I_{D} =40A V_{GS} =10V, R_{GEN} =1.2 $\Omega^{(Note2)}$	-	23	-	nS
Turn-on Rise Time	t _r		-	190	-	nS
Turn-Off Delay Time	$t_{d(off)}$	VGS-10V, NGEN-1.202	-	130	-	nS
Turn-Off Fall Time	t _f		-	120	-	nS
Total Gate Charge	Qg	V -60V I -40A	-	250	-	nC
Gate-Source Charge	Q_{gs}	V_{DS} =60V, I_D =40A, V_{GS} =10V ^(Note2)	-	48	-	nC
Gate-Drain Charge	Q_{gd}	V _{GS} -10V	-	98	-	nC
Drain-Source Diode Characteristics						
Diode Forward Voltage	V _{SD}	V_{GS} =0 V , I_{S} =40 A	-	-	1.2	V
Reverse Recovery Time	t _{rr}	TJ = 25°C, IF = 40A	-	63	-	nS
Reverse Recovery Charge	Qrr	$di/dt = 100A/\mu s^{(Note2)}$	-	98	-	nC
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

Notes:

- 1. Surface Mounted on FR4 Board, $t \le 10$ sec.
- 2. Pulse Test: Pulse Width \leq 400 μ s, Duty Cycle \leq 2%.
- 3. EAS condition: Tj=25 $^{\circ}\text{C}$,VDD=42.5V,VG=10V,L=0.5mH,Rg=25 Ω ,IAS=37A
- 4. ISD≤125A, di/dt≤260A/µs, VDD≤V(BR)DSS, TJ≤175°C
- 5. Package limitation current is 190A.




Test Circuit


1) E_{AS} test Circuit



2) Gate charge test Circuit




3) Switch Time Test Circuit






Typical Electrical and Thermal Characteristics



Vds Drain-Source Voltage (V)

Figure 1 Output Characteristics



Vgs Gate-Source Voltage (V)

Figure 2 Transfer Characteristics





Figure 3 Rdson-Drain Current



T_J-Junction Temperature(°C)

Figure 4 Rdson-JunctionTemperature




Figure 5 Gate Charge




Figure 6 Source- Drain Diode Forward






Figure 7 Capacitance vs Vds




Figure 9 BV_{DSS} vs Junction Temperature




Figure 8 Safe Operation Area




Figure 10 V_{GS(th)} vs Junction Temperature




Figure 11 Normalized Maximum Transient Thermal Impedance

v1.0 Page 5 http://www.vseei.com/

Square Wave Pluse Duration(sec)