

Description

The VSM40P04 uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. This device is well suited for high current load applications.

General Features


- $V_{DS} = -40V, I_D = -40A$
 $R_{DS(ON)} < 14m\Omega @ V_{GS} = -10V$
 $R_{DS(ON)} < 24m\Omega @ V_{GS} = -4.5V$
- High density cell design for ultra low $R_{ds(on)}$
- Fully characterized avalanche voltage and current
- Good stability and uniformity with high E_{AS}
- Excellent package for good heat dissipation

Application

- Power switching application
- Hard switched and high frequency circuits
- Uninterruptible power supply



TO-252



Schematic Diagram

Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VSM40P04-T2	VSM40P04	TO-252	-	-	-

Absolute Maximum Ratings ($T_C = 25^\circ C$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	-40	V
Gate-Source Voltage	V_{GS}	± 20	V
Drain Current-Continuous	I_D	-40	A
Drain Current-Continuous($T_C = 100^\circ C$)	$I_D(100^\circ C)$	-28	A
Pulsed Drain Current	I_{DM}	-160	A
Maximum Power Dissipation $T_C = 25^\circ C$	P_D	80	W
Derating factor		0.53	W/ $^\circ C$
Single pulse avalanche energy ^(Note 5)	E_{AS}	544	mJ
Drain Source voltage slope, $V_{DS} \leq -32 V$,	dv/dt	50	V/ns
Reverse diode dv/dt , $V_{DS} \leq -32 V$, $I_{SD} < I_D$	dv/dt	15	V/ns
Operating Junction and Storage Temperature Range	T_J, T_{STG}	-55 To 175	$^\circ C$

Thermal Characteristic

Thermal Resistance, Junction-to-Case ^(Note 2)	$R_{\theta JC}$	1.88	$^\circ C/W$
Thermal Resistance, Junction-to-Ambient ^(Note 2)	$R_{\theta JA}$	50	$^\circ C/W$

Electrical Characteristics ($T_c=25^{\circ}\text{C}$ unless otherwise noted)


Parameter	Symbol	Condition	Min	Typ	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V I _D =-250μA	-40	-	-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =-40V, V _{GS} =0V	-	-	-1	μA
Gate-Body Leakage Current	I _{GSS}	V _{GS} =±20V, V _{DS} =0V	-	-	±100	nA
On Characteristics (Note 3)						
Gate Threshold Voltage	V _{GS(th)}	V _{DS} =V _{GS} , I _D =-250μA	-1.5	-1.9	-2.5	V
Drain-Source On-State Resistance	R _{DS(ON)}	V _{GS} =-10V, I _D =-12A	-	12	14	mΩ
		V _{GS} =-4.5V, I _D =-12A	-	18.5	24	mΩ
Forward Transconductance	g _{FS}	V _{DS} =-5V, I _D =-12A	-	34	-	S
Dynamic Characteristics (Note4)						
Input Capacitance	C _{iss}	V _{DS} =-20V, V _{GS} =0V, F=1.0MHz	-	2960	-	PF
Output Capacitance	C _{Oss}		-	370	-	PF
Reverse Transfer Capacitance	C _{rss}		-	310	-	PF
Switching Characteristics (Note 4)						
Turn-on Delay Time	t _{d(on)}	V _{DD} =-20V, I _D =-12A V _{GS} =-10V, R _G =3Ω	-	10	-	nS
Turn-on Rise Time	t _r		-	18	-	nS
Turn-Off Delay Time	t _{d(off)}		-	38	-	nS
Turn-Off Fall Time	t _f		-	24	-	nS
Total Gate Charge	Q _g	V _{DS} =-20, I _D =-12A, V _{GS} =-10V	-	42.2	72	nC
Gate-Source Charge	Q _{gs}		-	6.9		nC
Gate-Drain Charge	Q _{gd}		-	9.7		nC
Drain-Source Diode Characteristics						
Diode Forward Voltage (Note 3)	V _{SD}	V _{GS} =0V, I _S =-12A	-		-1.2	V
Diode Forward Current (Note 2)	I _S		-	-	-40	A
Reverse Recovery Time	t _{rr}	T _J = 25°C, I _F =- 12A di/dt = -100A/μs (Note3)	-	40		nS
Reverse Recovery Charge	Q _{rr}		-	42		nC
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

Notes:


1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board, $t \leq 10$ sec.
3. Pulse Test: Pulse Width $\leq 300\mu s$, Duty Cycle $\leq 2\%$.
4. Guaranteed by design, not subject to production
5. E_{AS} condition: $T_J=25^{\circ}\text{C}, V_{DD}=-20V, V_G=-10V, L=1mH, R_g=25\Omega$

Test Circuit


1) E_{AS} Test Circuit



2) Gate Charge Test Circuit



3) Switch Time Test Circuit



Typical Electrical and Thermal Characteristics (Curves)




Figure 1 Output Characteristics




Figure 2 Transfer Characteristics




Figure 3 Rdson- Drain Current




Figure 4 Rdson-Junction Temperature




Figure 5 Gate Charge









Figure 6 Source- Drain Diode Forward


Figure 7 Capacitance vs Vds

Figure 9 BV_{DSS} vs Junction Temperature

Figure 8 Safe Operation Area

Figure 10 I_D Current Derating vs Junction Temperature

Figure 11 Normalized Maximum Transient Thermal Impedance