

## **Description**

The VSM30P10 uses advanced trench technology and design to provide excellent  $R_{DS(ON)}$  with low gate charge. It can be used in a wide variety of applications. It is ESD protested.

#### **General Features**

V<sub>DS</sub> =-100V,I<sub>D</sub> =-30A


 $R_{DS(ON)}\,{<}58m\Omega\; \textcircled{0}\; V_{GS}{=}\text{-}10V \quad (Typ:44m\Omega)$ 

 $R_{DS(ON)}$  <65m $\Omega$  @  $V_{GS}$ =-4.5V (Typ:48m $\Omega$ )

- Super high dense cell design
- Advanced trench process technology
- Reliable and rugged
- High density cell design for ultra low On-Resistance

## **Application**

Portable equipment and battery powered systems



## **Package Marking and Ordering Information**

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VSM30P10-T1	VSM30P10	TO-251	-	-	-

## Absolute Maximum Ratings (T<sub>c</sub>=25℃unless otherwise noted)

Parameter	Symbol	Limit	Unit	
Drain-Source Voltage	VDS	-100	V	
Gate-Source Voltage	Vgs	±20	V	
Drain Current-Continuous	I <sub>D</sub>	-30	А	
Drain Current-Continuous(T <sub>C</sub> =100 °C)	I <sub>D</sub> (100℃)	-21	А	
Pulsed Drain Current	I <sub>DM</sub>	-150	А	
Maximum Power Dissipation	P <sub>D</sub>	120	W	
Single pulse avalanche energy (Note 5)	E <sub>AS</sub>	360	mJ	
Derating factor		0.8	W/°C	
Operating Junction and Storage Temperature Range	$T_{J}, T_{STG}$	-55 To 175	$^{\circ}$	

## **Thermal Characteristic**

Thermal Resistance,Junction-to-Case (Note 2)	$R_{ heta Jc}$	1.25	°C/W
--	----------------	------	------



Shenzhen VSEEI Semiconductor Co., Ltd

# Electrical Characteristics (T<sub>C</sub>=25°C unless otherwise noted)

/pss pss pss pss pss pss pss pss pss pss	V <sub>GS</sub> =0V I <sub>D</sub> =-250μA V <sub>DS</sub> =-100V,V <sub>GS</sub> =0V V <sub>GS</sub> =±20V,V <sub>DS</sub> =0V V <sub>DS</sub> =V <sub>GS</sub> ,I <sub>D</sub> =-250μA V <sub>GS</sub> =-10V, I <sub>D</sub> =-15A V <sub>GS</sub> =-4.5V, I <sub>D</sub> =-15A V <sub>DS</sub> =-50V,I <sub>D</sub> =-10A	-100 - - -1.5 -	- - - -1.9 44 48	- 1 ±10	V μΑ μΑ
OSS GSS GSS(th) SS(ON)	V <sub>DS</sub> =-100V,V <sub>GS</sub> =0V V <sub>GS</sub> =±20V,V <sub>DS</sub> =0V V <sub>DS</sub> =V <sub>GS</sub> ,I <sub>D</sub> =-250μA V <sub>GS</sub> =-10V, I <sub>D</sub> =-15A V <sub>GS</sub> =-4.5V, I <sub>D</sub> =-15A	-1.5	- -1.9 44	1 ±10	μA μA V
GSS GS(th) S(ON)	V <sub>GS</sub> =±20V,V <sub>DS</sub> =0V V <sub>DS</sub> =V <sub>GS</sub> ,I <sub>D</sub> =-250μA V <sub>GS</sub> =-10V, I <sub>D</sub> =-15A V <sub>GS</sub> =-4.5V, I <sub>D</sub> =-15A	-1.5	-1.9 44	±10	μA
SS(th)	V <sub>DS</sub> =V <sub>GS</sub> ,I <sub>D</sub> =-250μA V <sub>GS</sub> =-10V, I <sub>D</sub> =-15A V <sub>GS</sub> =-4.5V, I <sub>D</sub> =-15A	-1.5	-1.9 44	-2.5	V
S(ON)	V <sub>GS</sub> =-10V, I <sub>D</sub> =-15A V <sub>GS</sub> =-4.5V, I <sub>D</sub> =-15A	-	44		
S(ON)	V <sub>GS</sub> =-10V, I <sub>D</sub> =-15A V <sub>GS</sub> =-4.5V, I <sub>D</sub> =-15A	-	44		
	V <sub>GS</sub> =-4.5V, I <sub>D</sub> =-15A			58	
	, -	-	18	-	mΩ
ļfs	V <sub>DS</sub> =-50V,I <sub>D</sub> =-10A		40	65	mΩ
		5	-	-	S
		•			
Slss	\/ - 50\/\/ -0\/	-	3810	-	PF
oss		-	93	-	PF
rss	Γ-1.UIVIΠZ	-	91	-	PF
l(on)		-	17	-	nS
t <sub>r</sub>	V <sub>DD</sub> =-50V,I <sub>D</sub> =-15A	-	80	-	nS
l(off)	$V_{GS}$ =-10V, $R_{GEN}$ =9.1 $\Omega$	-	45	-	nS
t <sub>f</sub>		-	65	-	nS
$Q_g$	\/ - F0\/ I - 4FA	-	136	-	nC
Q <sub>gs</sub>	, , , , , , , , , , , , , , , , , , ,	-	22	-	nC
$Q_{gd}$	V <sub>GS</sub> 10V	-	26	-	nC
		•			
/ <sub>SD</sub>	V <sub>GS</sub> =0V,I <sub>S</sub> =-10A	-	-	-1.2	V
Is	-	-	-	-30	Α
t <sub>rr</sub>	TJ = 25°C, IF =-15A	-	90	-	nS
Qrr	di/dt = 100A/µs <sup>(Note3)</sup>	-	70	-	nC
on	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				
	Coss Coss Coss Coss Coss Coss Coss Coss	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$


#### Notes:

- 1. Repetitive Rating: Pulse width limited by maximum junction temperature.
- 2. Surface Mounted on FR4 Board, t ≤ 10 sec.
- 3. Pulse Test: Pulse Width  $\leq$  300 $\mu$ s, Duty Cycle  $\leq$  2%.
- 4. Guaranteed by design, not subject to production




## **Test Circuit**


# 1) E<sub>AS</sub> Test Circuit



## 2) Gate Charge Test Circuit




## 3) Switch Time Test Circuit






## **Typical Electrical and Thermal Characteristics (Curves)**



**Figure 1 Output Characteristics** 



**Figure 2 Transfer Characteristics** 




Figure 3 Rdson-Drain Current




Figure 4 Rdson-JunctionTemperature




Figure 5 Gate Charge




Figure 6 Source- Drain Diode Forward







Figure 7 Capacitance vs Vds

Figure 9 Drain Current vs Case Temperature






Figure 8 Safe Operation Area

Figure 10 Power De-rating




Figure 11 Normalized Maximum Transient Thermal Impedance

v1.0 Page 5 http://www.vseei.com/