

Description

The VSM2003 uses advanced trench technology to provide excellent $R_{DS(ON)}$ and low gate charge . The complementary MOSFETs may be used to form a level shifted high side switch, and for a host of other applications.

General Features

● N-Channel

$$V_{DS} = 20V, I_D = 3A$$

$$R_{DS(ON)} < 45m\Omega @ V_{GS}=4.5V$$

$$R_{DS(ON)} < 60m\Omega @ V_{GS}=2.5V$$


● P-Channel

$$V_{DS} = -20V, I_D = -3A$$

$$R_{DS(ON)} < 110m\Omega @ V_{GS}=-4.5V$$

$$R_{DS(ON)} < 140m\Omega @ V_{GS}=-2.5V$$

- High power and current handing capability
- Lead free product is acquired
- Surface mount package



SOT-23-6

Schematic Diagram

Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VSM2003-S6	VSM2003	SOT-23-6	Ø180mm	8mm	3000 units

Absolute Maximum Ratings ($T_A=25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	N-Channel	P-Channel	Unit
Drain-Source Voltage	V_{DS}	20	-20	V
Gate-Source Voltage	V_{GS}	± 12	± 12	V
Continuous Drain Current	I_D	3	-3	A
		2.4	-2.4	
Pulsed Drain Current ^(Note 1)	I_{DM}	13	-13	A
Maximum Power Dissipation	P_D	0.8	0.8	W
Operating Junction and Storage Temperature Range	T_J, T_{STG}	-55 To 150	-55 To 150	$^\circ\text{C}$

Thermal Characteristic

Thermal Resistance, Junction-to-Ambient ^(Note2)	$R_{\theta JA}$	N-Ch	156	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction-to-Ambient ^(Note2)	$R_{\theta JA}$	P-Ch	156	$^\circ\text{C}/\text{W}$

N-CH Electrical Characteristics ($T_A=25^{\circ}\text{C}$ unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V I _D =250μA	20	22	-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =20V, V _{GS} =0V	-	-	1	μA
Gate-Body Leakage Current	I _{GSS}	V _{GS} =±12V, V _{DS} =0V	-	-	±100	nA
On Characteristics ^(Note 3)						
Gate Threshold Voltage	V _{GS(th)}	V _{DS} =V _{GS} , I _D =250μA	0.5	0.75	1.2	V
Drain-Source On-State Resistance	R _{DS(ON)}	V _{GS} =2.5V, I _D =3A	-	35	60	mΩ
		V _{GS} =4.5V, I _D =3A	-	29	45	mΩ
Forward Transconductance	g _{FS}	V _{DS} =5V, I _D =3A	-	8	-	S
Dynamic Characteristics ^(Note4)						
Input Capacitance	C _{iss}	V _{DS} =10V, V _{GS} =0V, F=1.0MHz	-	260	-	PF
Output Capacitance	C _{oss}		-	48	-	PF
Reverse Transfer Capacitance	C _{rss}		-	27	-	PF
Switching Characteristics ^(Note 4)						
Turn-on Delay Time	t _{d(on)}	V _{DD} =10V, R _L =3.3Ω V _{GS} =4.5V, R _{GEN} =6Ω	-	2.5	-	nS
Turn-on Rise Time	t _r		-	3.2	-	nS
Turn-Off Delay Time	t _{d(off)}		-	21	-	nS
Turn-Off Fall Time	t _f		-	3	-	nS
Total Gate Charge	Q _g	V _{DS} =10V, I _D =3A, V _{GS} =4.5V	-	2.9	5	nC
Gate-Source Charge	Q _{gs}		-	0.4	-	nC
Gate-Drain Charge	Q _{gd}		-	0.6	-	nC
Drain-Source Diode Characteristics						
Diode Forward Voltage ^(Note 3)	V _{SD}	V _{GS} =0V, I _S =3 A	-	-	1.2	V
Diode Forward Current ^(Note 2)	I _S		-	-	3	A

Notes:

1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board, $t \leq 10$ sec.
3. Pulse Test: Pulse Width $\leq 300\mu s$, Duty Cycle $\leq 2\%$.
4. Guaranteed by design, not subject to production

P-CH Electrical Characteristics (TA=25°C unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V I _D =-250μA	-20		-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =-20V, V _{GS} =0V	-	-	-1	μA
Gate-Body Leakage Current	I _{GSS}	V _{GS} =±12V, V _{DS} =0V	-	-	±100	nA
On Characteristics (Note 3)						
Gate Threshold Voltage	V _{GS(th)}	V _{DS} =V _{GS} , I _D =-250μA	-0.4	-0.7	-1	V
Drain-Source On-State Resistance	R _{DS(ON)}	V _{GS} =-4.5V, I _D =-3A	-	78	110	mΩ
		V _{GS} =-2.5V, I _D =-2A	-	102	140	mΩ
Forward Transconductance	g _{FS}	V _{DS} =-5V, I _D =-3A	-	9.5	-	S
Dynamic Characteristics (Note4)						
Input Capacitance	C _{iss}	V _{DS} =-10V, V _{GS} =0V, F=1.0MHz	-	325	-	PF
Output Capacitance	C _{oss}		-	63	-	PF
Reverse Transfer Capacitance	C _{rss}		-	37	-	PF
Switching Characteristics (Note 4)						
Turn-on Delay Time	t _{d(on)}	V _{DD} =-10V, R _L =5Ω V _{GS} =-4.5V, R _{GEN} =3Ω	-	11	-	nS
Turn-on Rise Time	t _r		-	5.5	-	nS
Turn-Off Delay Time	t _{d(off)}		-	22	-	nS
Turn-Off Fall Time	t _f		-	8	-	nS
Total Gate Charge	Q _g	V _{DS} =-10V, I _D =-3A, V _{GS} =-4.5V	-	3.2	-	nC
Gate-Source Charge	Q _{gs}		-	0.6	-	nC
Gate-Drain Charge	Q _{gd}		-	0.9	-	nC
Drain-Source Diode Characteristics						
Diode Forward Voltage (Note 3)	V _{SD}	V _{GS} =0V, I _S =-3A	-	-	-1.2	V
Diode Forward Current (Note 2)	I _S		-	-	-3	A

Notes:

1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board, $t \leq 10$ sec.
3. Pulse Test: Pulse Width $\leq 300\mu s$, Duty Cycle $\leq 2\%$.
4. Guaranteed by design, not subject to production

N- Channel Typical Electrical and Thermal Characteristics (Curves)




Figure 1:Switching Test Circuit




Figure 2:Switching Waveforms




Figure 3 Power Dissipation




Figure 4 Drain Current




Figure 5 Output Characteristics












Figure 6 Drain-Source On-Resistance




Figure 13 Safe Operation Area

Figure 14 Normalized Maximum Transient Thermal Impedance

P- Channel Typical Electrical and Thermal Characteristics (Curves)




Figure 1:Switching Test Circuit




Figure 2:Switching Waveforms




Figure 3 Power Dissipation




Figure 4 Drain Current




Figure 5 Output Characteristics










Figure 6 Drain-Source On-Resistance


Figure 7 Transfer Characteristics

Figure 8 Drain-Source On-Resistance

Figure 9 Rdson vs Vgs

Figure 10 Capacitance vs Vds

Figure 11 Gate Charge

Figure 12 Source- Drain Diode Forward




Figure 13 Safe Operation Area




Figure 14 Normalized Maximum Transient Thermal Impedance