

Description


The VST20N680 uses **Super Trench** technology that is uniquely optimized to provide the most efficient high frequency switching performance. Both conduction and switching power losses are minimized due to an extremely low combination of $R_{\text{DS(ON)}}$ and Q_g . This device is ideal for high-frequency switching and synchronous rectification.

General Features

- V_{DS} =200V, I_D =20A $R_{DS(ON)}$ =68m Ω (typical) @ V_{GS} =10V
- Excellent gate charge x R_{DS(on)} product(FOM)
- Very low on-resistance R_{DS(on)}
- 175 °C operating temperature
- Pb-free lead plating

Application

- LED backlighting
- Ideal for high-frequency switching and synchronous rectification



Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VST20N680-TF	VST20N680	TO-220F	-	-	-

Absolute Maximum Ratings (T_A=25 ℃ unless otherwise noted)

Parameter	Symbol	Limit	Unit	
Drain-Source Voltage	V _{DS}	200	V	
Gate-Source Voltage	V _{GS}	±20	V	
Drain Current-Continuous	I _D	20	A A A W	
Drain Current-Continuous(T _C =100 °C)	I _D (100℃)	14		
Pulsed Drain Current	I _{DM}	80		
Maximum Power Dissipation	P _D	30		
Derating factor		0.20	W/℃	
Single pulse avalanche energy (Note 5)	E _{AS}	180	mJ	
Operating Junction and Storage Temperature Range	T_{J} , T_{STG}	-55 To 175	$^{\circ}$ C	

Thermal Characteristic

Thermal Résistance, Junction-to-Case ^(Note 2)	R _{θJC}	5	°C/W
--	------------------	---	------



Electrical Characteristics (T_A=25°C unless otherwise noted)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Off Characteristics	·					
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V I _D =250μA	200	-	-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =200V,V _{GS} =0V	-	-	1	μΑ
Gate-Body Leakage Current	I _{GSS}	V _{GS} =±20V,V _{DS} =0V	-	-	±100	nA
On Characteristics (Note 3)				•		
Gate Threshold Voltage	V _{GS(th)}	$V_{DS}=V_{GS}$, $I_{D}=250\mu A$	2.5	3.5	4.5	V
Drain-Source On-State Resistance	R _{DS(ON)}	V _{GS} =10V, I _D =20A	-	68	78	mΩ
Forward Transconductance	G FS	V _{DS} =5V,I _D =20A	20	-	-	S
Dynamic Characteristics (Note4)			•	•		-
Input Capacitance	C _{lss}		-	951		PF
Output Capacitance	C _{oss}	$V_{DS}=100V, V_{GS}=0V,$	-	82		PF
Reverse Transfer Capacitance	C _{rss}	F=1.0MHz	-	2		PF
Switching Characteristics (Note 4)			•			
Turn-on Delay Time	t _{d(on)}	V _{DD} =100V, Rι=8Ω	-	6	-	nS
Turn-on Rise Time	t _r		-	7	-	nS
Turn-Off Delay Time	t _{d(off)}	$V_{GS}\text{=}10V,R_{G}\text{=}3\Omega$	-	15	-	nS
Turn-Off Fall Time	t _f		-	4	-	nS
Total Gate Charge	Qg	\/ 400\/ L 00A	-	18	-	nC
Gate-Source Charge	Q _{gs}	V _{DS} =100V,I _D =20A,	-	7.5	-	nC
Gate-Drain Charge	Q _{gd}	V _{GS} =10V	-	4.6	-	nC
Drain-Source Diode Characteristics	1			l		
Diode Forward Voltage (Note 3)	V_{SD}	V _{GS} =0V,I _S =20A	-	_	1.2	V
Diode Forward Current (Note 2)	Is		-	-	20	Α
Reverse Recovery Time	t _{rr}	$T_J = 25^{\circ}C, I_F = I_S$	-	30	-	nS
Reverse Recovery Charge	Qrr	$di/dt = 100A/\mu s^{(Note3)}$	-	125	-	nC


Notes:

- 1. Repetitive Rating: Pulse width limited by maximum junction temperature.
- 2. Surface Mounted on FR4 Board, t ≤ 10 sec.
- 3. Pulse Test: Pulse Width \leq 300 μ s, Duty Cycle \leq 2%.
- 4. Guaranteed by design, not subject to production
- 5. EAS condition : Tj=25 $^{\circ}\!\!\mathrm{C}$,V_DD=50V,V_G=10V,L=0.5mH,Rg=25 Ω




Test Circuit


1) E_{AS} test Circuit



2) Gate charge test Circuit



3) Switch Time Test Circuit










Figure 1 Output Characteristics




Figure 2 Transfer Characteristics




Figure 3 Rdson- Drain Current




Figure 4 Rdson-Junction Temperature




Figure 5 Gate Charge





Figure 6 Source- Drain Diode Forward









Figure 7 Capacitance vs Vds

Figure 9 Power De-rating







Figure 8 Safe Operation Area

Figure 10 Current De-rating



Square Wave Pluse Duration(sec)

Figure 11 Normalized Maximum Transient Thermal Impedance