

## Description

The VSM8N04 uses advanced trench technology to provide excellent  $R_{DS(ON)}$  and low gate charge . The complementary MOSFETs may be used to form a level shifted high side switch, and for a host of other applications.

## General Features

### ● N-Channel

$$V_{DS} = 40V, I_D = 8A$$

$$R_{DS(ON)} < 19m\Omega @ V_{GS}=10V$$

$$R_{DS(ON)} < 29m\Omega @ V_{GS}=4.5V$$


### ● P-Channel

$$V_{DS} = -40V, I_D = -7A$$


$$R_{DS(ON)} < 35m\Omega @ V_{GS}=-10V$$

$$R_{DS(ON)} < 45m\Omega @ V_{GS}=-4.5V$$

- High power and current handling capability
- Lead free product is acquired
- Surface mount package



SOP-8



Schematic Diagram

## Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VSM8N04-S8	VSM8N04	SOP-8	Ø330mm	12mm	2500 units

## Absolute Maximum Ratings ( $T_A=25^\circ\text{C}$ unless otherwise noted)

Parameter		Symbol	N-Channel	P-Channel	Unit
Drain-Source Voltage		$V_{DS}$	40	-40	V
Gate-Source Voltage		$V_{GS}$	$\pm 20$	$\pm 20$	V
Continuous Drain Current	$T_A=25^\circ\text{C}$	$I_D$	8	-7	A
	$T_A=70^\circ\text{C}$		6	-5.5	
Pulsed Drain Current <sup>(Note 1)</sup>		$I_{DM}$	40	-30	A
Maximum Power Dissipation	$T_A=25^\circ\text{C}$	$P_D$	2.0	2.0	W
Operating Junction and Storage Temperature Range		$T_J, T_{STG}$	-55 To 150	-55 To 150	$^\circ\text{C}$

## Thermal Characteristic

Thermal Resistance, Junction-to-Ambient <sup>(Note2)</sup>	$R_{\theta JA}$	N-Ch	62.5	$^{\circ}\text{C/W}$
Thermal Resistance, Junction-to-Ambient <sup>(Note2)</sup>	$R_{\theta JA}$	P-Ch	62.5	$^{\circ}\text{C/W}$

## N-CH Electrical Characteristics ( $T_A=25^{\circ}\text{C}$ unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	$BV_{DSS}$	$V_{GS}=0V, I_D=250\mu A$	40	-	-	V
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS}=40V, V_{GS}=0V$	-	-	1	$\mu A$
Gate-Body Leakage Current	$I_{GSS}$	$V_{GS}=\pm 20V, V_{DS}=0V$	-	-	$\pm 100$	nA
On Characteristics (Note 3)						
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}, I_D=250\mu A$	1	1.5	2.0	V
Drain-Source On-State Resistance	$R_{DS(ON)}$	$V_{GS}=10V, I_D=8A$	-	14	19	m $\Omega$
		$V_{GS}=4.5V, I_D=4A$	-	19	29	m $\Omega$
Forward Transconductance	$g_{FS}$	$V_{DS}=5V, I_D=8A$	33	-	-	S
Dynamic Characteristics (Note4)						
Input Capacitance	$C_{iss}$	$V_{DS}=20V, V_{GS}=0V,$ $F=1.0MHz$	-	415	-	PF
Output Capacitance	$C_{oss}$		-	112	-	PF
Reverse Transfer Capacitance	$C_{rss}$		-	11	-	PF
Switching Characteristics (Note 4)						
Turn-on Delay Time	$t_{d(on)}$	$V_{DD}=20V, R_L=2.5\Omega$ $V_{GS}=10V, R_{GEN}=3\Omega$	-	4	-	nS
Turn-on Rise Time	$t_r$		-	3	-	nS
Turn-Off Delay Time	$t_{d(off)}$		-	15	-	nS
Turn-Off Fall Time	$t_f$		-	2	-	nS
Total Gate Charge	$Q_g$	$V_{DS}=20V, I_D=8A,$ $V_{GS}=10V$	-	12	-	nC
Gate-Source Charge	$Q_{gs}$		-	3.2	-	nC
Gate-Drain Charge	$Q_{gd}$		-	3.1	-	nC
Drain-Source Diode Characteristics						
Diode Forward Voltage (Note 3)	$V_{SD}$	$V_{GS}=0V, I_S=8A$	-	0.8	1.2	V


**P-CH Electrical Characteristics ( $T_A=25^{\circ}\text{C}$  unless otherwise noted)**

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV <sub>DSS</sub>	V <sub>GS</sub> =0V I <sub>D</sub> =-250μA	-40	-	-	V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> =-40V, V <sub>GS</sub> =0V	-	-	-1	μA
Gate-Body Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> =±20V, V <sub>DS</sub> =0V	-	-	±100	nA
On Characteristics <sup>(Note 3)</sup>						
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =-250μA	-1.0	-1.5	-2.0	V
Drain-Source On-State Resistance	R <sub>DS(ON)</sub>	V <sub>GS</sub> =-10V, I <sub>D</sub> =-8A	-	29	35	mΩ
		V <sub>GS</sub> =-4.5V, I <sub>D</sub> =-4A	-	34	45	mΩ
Forward Transconductance	g <sub>FS</sub>	V <sub>DS</sub> =-5V, I <sub>D</sub> =-8A	20	-	-	S
Dynamic Characteristics <sup>(Note4)</sup>						
Input Capacitance	C <sub>iss</sub>	V <sub>DS</sub> =-20V, V <sub>GS</sub> =0V, F=1.0MHz	-	520	-	PF
Output Capacitance	C <sub>oss</sub>		-	100	-	PF
Reverse Transfer Capacitance	C <sub>rss</sub>		-	65	-	PF
Switching Characteristics <sup>(Note 4)</sup>						
Turn-on Delay Time	t <sub>d(on)</sub>	V <sub>DD</sub> =-20V, R <sub>L</sub> =2.3Ω V <sub>GS</sub> =-10V, R <sub>GEN</sub> =6Ω	-	7.5	-	nS
Turn-on Rise Time	t <sub>r</sub>		-	5.5	-	nS
Turn-Off Delay Time	t <sub>d(off)</sub>		-	19	-	nS
Turn-Off Fall Time	t <sub>f</sub>		-	7	-	nS
Total Gate Charge	Q <sub>g</sub>	V <sub>DS</sub> =-20V, I <sub>D</sub> =-8A V <sub>GS</sub> =-10V	-	13	-	nC
Gate-Source Charge	Q <sub>gs</sub>		-	3.8	-	nC
Gate-Drain Charge	Q <sub>gd</sub>		-	3.1	-	nC
Drain-Source Diode Characteristics						
Diode Forward Voltage <sup>(Note 3)</sup>	V <sub>SD</sub>	V <sub>GS</sub> =0V, I <sub>S</sub> =-10A	-	-	-1.2	V


**Notes:**

1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board,  $t \leq 10$  sec.
3. Pulse Test: Pulse Width  $\leq 300\mu s$ , Duty Cycle  $\leq 2\%$ .
4. Guaranteed by design, not subject to production


## N- Channel Typical Electrical and Thermal Characteristics (Curves)




**Figure 1: Switching Test Circuit**




**Figure 2: Switching Waveforms**




**Figure 3 Output Characteristics**









**Figure 4 Transfer Characteristics**




**Figure 5 Drain-Source On-Resistance**









**Figure 6 Drain-Source On-Resistance**







**Figure 13 Normalized Maximum Transient Thermal Impedance**

## P- Channel Typical Electrical and Thermal Characteristics (Curves)



**Figure 1 Output Characteristics**

**Figure 2 Transfer Characteristics**

**Figure 3 Rdson- Drain Current**

**Figure 4 Rdson-Junction Temperature**

**Figure 5 Gate Charge**

**Figure 6 Source- Drain Diode Forward**




-Vds Drain-Source Voltage (V)  
**Figure 7 Capacitance vs Vds**




Tj-Junction Temperature(°C)  
**Figure 9 Power Dissipation**



-Vds Drain-Source Voltage (V)  
**Figure 8 Safe Operation Area**



Tj-Junction Temperature(°C)  
**Figure 10 VGS(th) vs Junction Temperature**



**Figure 11 Normalized Maximum Transient Thermal Impedance**