

## Description


The VSM60P05N uses advanced trench technology and design to provide excellent  $R_{DS(ON)}$  with low gate charge. This device is well suited for use as a load switch or in PWM applications.

## General Features


- $V_{DS} = -60V, I_D = -5A$   
 $R_{DS(ON)} < 65m\Omega @ V_{GS} = -10V$   
 $R_{DS(ON)} < 85m\Omega @ V_{GS} = -4.5V$
- High density cell design for ultra low  $R_{dson}$
- Fully characterized avalanche voltage and current
- Excellent package for good heat dissipation

## Application

- Load switch
- PWM application



SOT-23-6



Schematic Diagram

## Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VSM60P05N-S6	VSM60P05N	SOT-23-6	Ø180mm	8 mm	3000 units

## Absolute Maximum Ratings ( $T_C = 25^\circ C$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	$V_{DS}$	-60	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Drain Current-Continuous	$I_D$	-5	A
Pulsed Drain Current	$I_{DM}$	-20	A
Maximum Power Dissipation	$P_D$	3.1	W
Operating Junction and Storage Temperature Range	$T_J, T_{STG}$	-55 To 150	$^\circ C$

## Thermal Characteristic

Thermal Resistance, Junction-to-Ambient <sup>(Note 2)</sup>	$R_{\theta JA}$	40.3	$^\circ C/W$
---	-----------------	------	--------------

## Electrical Characteristics ( $T_C = 25^\circ C$ unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Off Characteristics						


Drain-Source Breakdown Voltage	BV <sub>DSS</sub>	V <sub>GS</sub> =0V I <sub>D</sub> =-250μA	-60	-	-	V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> =-60V, V <sub>GS</sub> =0V	-	-	-1	μA
Gate-Body Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> =±20V, V <sub>DS</sub> =0V	-	-	±100	nA
On Characteristics (Note 3)						
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =-250μA	-1.0	-1.5	-2.0	V
Drain-Source On-State Resistance	R <sub>DS(ON)</sub>	V <sub>GS</sub> =-10V, I <sub>D</sub> =-5A	-	55	65	mΩ
		V <sub>GS</sub> =-4.5V, I <sub>D</sub> =-5A	-	70	85	mΩ
Forward Transconductance	g <sub>FS</sub>	V <sub>DS</sub> =-5V, I <sub>D</sub> =-5A	-	10	-	S
Dynamic Characteristics (Note4)						
Input Capacitance	C <sub>ISS</sub>	V <sub>DS</sub> =-30V, V <sub>GS</sub> =0V, F=1.0MHz	-	1153	-	PF
Output Capacitance	C <sub>OSS</sub>		-	93.7	-	PF
Reverse Transfer Capacitance	C <sub>RSS</sub>		-	77.7	-	PF
Switching Characteristics (Note 4)						
Turn-on Delay Time	t <sub>d(on)</sub>	V <sub>DD</sub> =-30V, R <sub>L</sub> =6Ω, V <sub>GS</sub> =-10V, R <sub>G</sub> =3Ω	-	8	-	nS
Turn-on Rise Time	t <sub>r</sub>		-	5	-	nS
Turn-Off Delay Time	t <sub>d(off)</sub>		-	32	-	nS
Turn-Off Fall Time	t <sub>f</sub>		-	8	-	nS
Total Gate Charge	Q <sub>g</sub>	V <sub>DS</sub> =-30, I <sub>D</sub> =-5A, V <sub>GS</sub> =-10V	-	15.8	-	nC
Gate-Source Charge	Q <sub>gs</sub>		-	2.7	-	nC
Gate-Drain Charge	Q <sub>gd</sub>		-	3.5	-	nC
Drain-Source Diode Characteristics						
Diode Forward Voltage (Note 3)	V <sub>SD</sub>	V <sub>GS</sub> =0V, I <sub>S</sub> =-5A	-		-1.2	V
Diode Forward Current (Note 2)	I <sub>S</sub>		-	-	-5	A
Reverse Recovery Time	t <sub>rr</sub>	T <sub>J</sub> = 25°C, I <sub>F</sub> =- 5A di/dt = -100A/μs (Note3)	-	27		nS
Reverse Recovery Charge	Q <sub>rr</sub>		-	32		nC

## Notes:


1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board,  $t \leq 10$  sec.
3. Pulse Test: Pulse Width  $\leq 300\mu s$ , Duty Cycle  $\leq 2\%$ .
4. Guaranteed by design, not subject to production

## Test Circuit

### 1) $E_{AS}$ test Circuit




### 2) Gate charge test Circuit




### 3) Switch Time Test Circuit




## Typical Electrical and Thermal Characteristics (Curves)




**Figure 1 Output Characteristics**




**Figure 2 Transfer Characteristics**




**Figure 3  $R_{DS(on)}$ - Drain Current**








**Figure 4  $R_{DS(on)}$ -Junction Temperature**



**Figure 5 Gate Charge**



**Figure 6 Source- Drain Diode Forward**


**Figure 7 Capacitance vs Vds**

**Figure 9  $BV_{DSS}$  vs Junction Temperature**

**Figure 8 Safe Operation Area**

**Figure 10  $I_D$  Current De-rating**

**Figure 11 Normalized Maximum Transient Thermal Impedance**