

### **Description**

The VSM5N18 uses advanced trench technology and design to provide excellent  $R_{DS(ON)}$  with low gate charge. It can be used in a wide variety of applications.


#### **General Features**

- $V_{DS}$  =185V, $I_{D}$  =5A  $R_{DS(ON)} < 60 m\Omega @ V_{GS}$ =10V ( Typ: 50m $\Omega$ )
- High density cell design for ultra low Rdson
- Fully characterized avalanche voltage and current
- Low gate to drain charge to reduce switching losses

# **Application**

- Power switching application
- Hard switched and high frequency circuits
- Uninterruptible power supply





SOP-8

Schematic Diagram

# **Package Marking and Ordering Information**

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VSM5N18-S8	VSM5N18	SOP-8	Ø330mm	12mm	4000 units

# Absolute Maximum Ratings (T<sub>A</sub>=25℃unless otherwise noted)

Parameter	Symbol	Limit	Unit	
Drain-Source Voltage	V <sub>DS</sub>	185	V	
Gate-Source Voltage	Vgs	±20	V	
Drain Current-Continuous	I <sub>D</sub>	5	А	
Drain Current-Continuous(T <sub>C</sub> =100 ℃)	I <sub>D</sub> (100℃)	3.5	А	
Pulsed Drain Current <sup>(Note 1)</sup>	I <sub>DM</sub>	20	А	
Maximum Power Dissipation	P <sub>D</sub>	3	W	
Operating Junction and Storage Temperature Range	$T_{J}, T_{STG}$	-55 To 150	$^{\circ}$	

### **Thermal Characteristic**

Thermal Resistance, Junction-to-Ambient (Note 2)	R <sub>0JA</sub>	41.7	°C/W
--	------------------	------	------



# Electrical Characteristics (T<sub>A</sub>=25°C unless otherwise noted)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Off Characteristics	·					
Drain-Source Breakdown Voltage	BV <sub>DSS</sub>	V <sub>GS</sub> =0V I <sub>D</sub> =250μA	185	-	-	V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> =185V,V <sub>GS</sub> =0V		-	1	μA
Gate-Body Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> =±20V,V <sub>DS</sub> =0V	-	-	±100	nA
On Characteristics (Note 3)						
Gate Threshold Voltage	V <sub>GS(th)</sub>	$V_{DS}=V_{GS},I_{D}=250\mu A$	2	3	4	V
Drain-Source On-State Resistance	R <sub>DS(ON)</sub>	$V_{GS}$ =10V, $I_D$ =5A	-	50	60	mΩ
Forward Transconductance	<b>g</b> FS	V <sub>DS</sub> =5V,I <sub>D</sub> =5A	7	-	-	S
Dynamic Characteristics (Note4)			•		•	
Input Capacitance	C <sub>lss</sub>	)/ 05\/\/ 0\/		4118		PF
Output Capacitance	C <sub>oss</sub>	$V_{DS}$ =25V, $V_{GS}$ =0V, F=1.0MHz		120		PF
Reverse Transfer Capacitance	C <sub>rss</sub>	r-1.0lvinz		91		PF
Switching Characteristics (Note 4)						
Turn-on Delay Time	t <sub>d(on)</sub>		-	11	-	nS
Turn-on Rise Time	t <sub>r</sub>	$V_{DD}$ =100V, $I_{D}$ =5A $V_{GS}$ =10V, $R_{GEN}$ =6.5 $\Omega$	-	19	-	nS
Turn-Off Delay Time	t <sub>d(off)</sub>		-	23	-	nS
Turn-Off Fall Time	t <sub>f</sub>		-	6	-	nS
Total Gate Charge	Qg	V <sub>DS</sub> =100V,I <sub>D</sub> =5A,	-	90.7	-	nC
Gate-Source Charge	Q <sub>gs</sub>		-	17.4	-	nC
Gate-Drain Charge	Q <sub>gd</sub>	V <sub>GS</sub> =10V	-	30.4	-	nC
Drain-Source Diode Characteristics						
Diode Forward Voltage (Note 3)	V <sub>SD</sub>	V <sub>GS</sub> =0V,I <sub>S</sub> =5A	-	-	1.2	V
Diode Forward Current (Note 2)	Is		-	-	5	Α


#### Notes:

- 1. Repetitive Rating: Pulse width limited by maximum junction temperature.
- 2. The value of  $R_{\theta JA}$  is measured with the device mounted on 1in2 FR-4 board with 2oz. Copper, in a still air environment with  $T_A$  =25°C. The value in any given application depends on the user's specific board design.
- **3.** Pulse Test: Pulse Width ≤ 300µs, Duty Cycle ≤ 2%.
- 4. Guaranteed by design, not subject to production




# **Test Circuit**


# 1) E<sub>AS</sub> test Circuit



# 2) Gate charge test Circuit




### 3) Switch Time Test Circuit






### **Typical Electrical and Thermal Characteristics (Curves)**



**Figure 1 Output Characteristics** 



**Figure 2 Transfer Characteristics** 




Figure 3 Rdson- Drain Current





Figure 4 Rdson-JunctionTemperature






Figure 6 Source- Drain Diode Forward






Figure 7 Capacitance vs Vds




Figure 9 Current De-rating




Figure 8 Safe Operation Area




Figure 10 Power De-rating




Figure 11 Normalized Maximum Transient Thermal Impedance