

### **Description**

The VSM6005AN uses advanced trench technology and design to provide excellent  $R_{DS(ON)}$  with low gate charge. It can be used in a wide variety of applications.

#### **General Features**

V<sub>DS</sub>=60V,I<sub>D</sub>=5A


 $R_{DS(ON)}\!<\!35m\Omega$  @  $V_{GS}\!=\!10V$  (Typ.26m $\Omega$ )

 $R_{DS(ON)}$  <45m $\Omega$  @  $V_{GS}$ =4.5V (Typ.32m $\Omega$ )

- High density cell design for ultra low Rdson
- Fully characterized avalanche voltage and current
- Good stability and uniformity with high E<sub>AS</sub>
- Excellent package for good heat dissipation
- Special process technology for high ESD capability

### **Application**

- Power switching application
- Hard switched and high frequency circuits
- Uninterruptible power supply



### **Package Marking and Ordering Information**

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VSM6005AN-S6	VSM6005AN	SOT-23-6	Ø180mm	8 mm	3000 units

### Absolute Maximum Ratings (T<sub>A</sub>=25℃unless otherwise noted)

Parameter	Symbol	Limit	Unit	
Drain-Source Voltage	V <sub>DS</sub>	60	V	
Gate-Source Voltage	Vgs	±20	V	
Drain Current-Continuous	I <sub>D</sub>	5	А	
Drain Current-Continuous(T <sub>C</sub> =100 ℃)	I <sub>D</sub> (100℃)	3.5	А	
Pulsed Drain Current	I <sub>DM</sub>	24	А	
Maximum Power Dissipation	P <sub>D</sub>	2	W	
Operating Junction and Storage Temperature Range	$T_{J}, T_{STG}$	-55 To 150	℃	

#### **Thermal Characteristic**

Thermal Resistance, Junction-to-Ambient (Note 2)	$R_{\theta JA}$	62.5	°C/W
--	-----------------	------	------



# Electrical Characteristics (T<sub>A</sub>=25<sup>°</sup>Cunless otherwise noted)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Off Characteristics	·		•	•		
Drain-Source Breakdown Voltage	BV <sub>DSS</sub>	V <sub>GS</sub> =0V I <sub>D</sub> =250μA	60	-	-	V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> =60V,V <sub>GS</sub> =0V	-	-	1	μA
Gate-Body Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> =±20V,V <sub>DS</sub> =0V	-	-	±100	nA
On Characteristics (Note 3)			•	•		
Gate Threshold Voltage	V <sub>GS(th)</sub>	$V_{DS}=V_{GS},I_{D}=250\mu A$	1.2	1.6	2.5	V
Drain-Source On-State Resistance	R <sub>DS(ON)</sub>	V <sub>GS</sub> =10V, I <sub>D</sub> =5A	-	26	35	mΩ
Diam-Source On-State Resistance	R <sub>DS(ON)</sub>	V <sub>GS</sub> =4.5V, I <sub>D</sub> =5A	-	32	45	mΩ
Forward Transconductance	g <sub>FS</sub>	V <sub>DS</sub> =5V,I <sub>D</sub> =5A	11	-	-	S
Dynamic Characteristics (Note4)			•	•		
Input Capacitance	C <sub>lss</sub>	\/ 00\/\\ 0\/	-	979	-	PF
Output Capacitance	Coss	$V_{DS}$ =30V, $V_{GS}$ =0V, F=1.0MHz	-	120	-	PF
Reverse Transfer Capacitance	C <sub>rss</sub>	r-1.UIVInz	-	100	-	PF
Switching Characteristics (Note 4)			•	•		
Turn-on Delay Time	t <sub>d(on)</sub>		-	10	-	nS
Turn-on Rise Time	t <sub>r</sub>	$V_{DD}$ =30V, $R_L$ =6.7 $\Omega$	-	3	-	nS
Turn-Off Delay Time	t <sub>d(off)</sub>	$V_{GS}$ =10 $V$ , $R_{G}$ =3 $\Omega$	-	21	-	nS
Turn-Off Fall Time	t <sub>f</sub>		-	5	-	nS
Total Gate Charge	Qg	V 20V/1 5A	-	22		nC
Gate-Source Charge	Q <sub>gs</sub>	$V_{DS}=30V,I_{D}=5A,$	-	3.3		nC
Gate-Drain Charge	Q <sub>gd</sub>	V <sub>GS</sub> =10V	-	5.2		nC
Drain-Source Diode Characteristics			•	•		
Diode Forward Voltage (Note 3)	V <sub>SD</sub>	V <sub>GS</sub> =0V,I <sub>S</sub> =5A	-		1.2	V
Diode Forward Current (Note 2)	Is		-	-	5	А

#### Notes:

- 1. Repetitive Rating: Pulse width limited by maximum junction temperature.
- **2.** Surface Mounted on FR4 Board,  $t \le 10$  sec.
- 3. Pulse Test: Pulse Width  $\leq$  300 $\mu$ s, Duty Cycle  $\leq$  2%.
- **4.** Guaranteed by design, not subject to production
- **5.** EAS condition:Tj=25  $^{\circ}\text{C}$ ,VDD=30V,VG=10V,L=0.5mH,Rg=25 $\Omega$




## **Test Circuit**


# 1) E<sub>AS</sub> test Circuit



## 2) Gate charge test Circuit




## 3) Switch Time Test Circuit










**Figure 1 Output Characteristics** 



**Figure 2 Transfer Characteristics** 





Figure 3 Rdson- Drain Current



**Figure 4 Rdson-Junction Temperature** 




Figure 5 Gate Charge




Figure 6 Source- Drain Diode Forward






Figure 7 Capacitance vs Vds




Figure 8 Safe Operation Area




Figure 9 BV<sub>DSS</sub> vs Junction Temperature




Figure 10  $V_{\text{GS(th)}}$  vs Junction Temperature




Figure 11 Normalized Maximum Transient Thermal Impedance

Square Wave Pluse Duration (sec)