

Description

The VSM60P05BY uses advanced trench technology and design to provide excellent $R_{\text{DS(ON)}}$ with low gate charge .This device is well suited for use as a load switch or in PWM applications.

General Features

• $V_{DS} = -60V, I_{D} = -5A$


 $R_{DS(ON)}$ <65m Ω @ V_{GS} =-10V

 $R_{DS(ON)}$ <85m Ω @ V_{GS} =-4.5V

- High density cell design for ultra low Rdson
- Fully characterized avalanche voltage and current
- Excellent package for good heat dissipation

Application

- Load switch
- PWM application



Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VSM60P05BY-S2	VSM60P05BY	SOT-23-3	Ø180mm	8 mm	3000 units

Absolute Maximum Ratings (T_C=25 ℃unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V _{DS}	-60	V
Gate-Source Voltage	Vgs	±20	V
Drain Current-Continuous	I _D	-5	А
Pulsed Drain Current	I _{DM}	-20	Α
Maximum Power Dissipation	P _D	1.5	W
Operating Junction and Storage Temperature Range	T_{J} , T_{STG}	-55 To 150	$^{\circ}\mathbb{C}$

Thermal Characteristic

Thermal Resistance, Junction-to-Ambient ^(Note 2)	$R_{ heta JA}$	83.3	°C/W

Electrical Characteristics (T_C=25[°]Cunless otherwise noted)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V I _D =-250μA	-60	-	-	V



Shenzhen VSEEI Semiconductor Co., Ltd

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =-60V,V _{GS} =0V	-	-	-1	μΑ
Gate-Body Leakage Current	I _{GSS}	V _{GS} =±20V,V _{DS} =0V	-	-	±100	nA
On Characteristics (Note 3)			•	•		
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}$, $I_{D}=-250\mu A$	-1.0	-1.5	-2.0	V
Drain-Source On-State Resistance	R _{DS(ON)}	V_{GS} =-10V, I_D =-5A	-	55	65	mΩ
		V_{GS} =-4.5V, I_D =-5A	-	70	85	mΩ
Forward Transconductance	g FS	V _{DS} =-5V,I _D =-5A	-	10	-	S
Dynamic Characteristics (Note4)			•	•		
Input Capacitance	C _{lss}	.,	-	1153	-	PF
Output Capacitance	C _{oss}	V_{DS} =-30V, V_{GS} =0V, F=1.0MHz	-	93.7	-	PF
Reverse Transfer Capacitance	C _{rss}	Γ-1.UIVIΠZ	-	77.7	-	PF
Switching Characteristics (Note 4)			•	•		
Turn-on Delay Time	t _{d(on)}		-	8	-	nS
Turn-on Rise Time	t _r	V_{DD} =-30V, R_L =6 Ω ,	-	5	-	nS
Turn-Off Delay Time	t _{d(off)}	V_{GS} =-10 V , R_{G} =3 Ω	-	32	-	nS
Turn-Off Fall Time	t _f		-	8	-	nS
Total Gate Charge	Qg	V - 20 I - 5A	-	15.8	-	nC
Gate-Source Charge	Q _{gs}	V_{DS} =-30, I_{D} =-5A, V_{GS} =-10V	-	2.7	-	nC
Gate-Drain Charge	Q _{gd}	V _{GS} 10V	-	3.5	-	nC
Drain-Source Diode Characteristics			•	•		
Diode Forward Voltage (Note 3)	V _{SD}	V _{GS} =0V,I _S =-5A	-		-1.2	V
Diode Forward Current (Note 2)	Is		-	-	-5	Α
Reverse Recovery Time	t _{rr}	T _J = 25°C, I _F =- 5A	-	27		nS
Reverse Recovery Charge	Qrr	$di/dt = -100A/\mu s^{(Note3)}$	-	32		nC


Notes:

- 1. Repetitive Rating: Pulse width limited by maximum junction temperature.
- **2.** Surface Mounted on FR4 Board, $t \le 10$ sec.
- 3. Pulse Test: Pulse Width ≤ 300µs, Duty Cycle ≤ 2%.
- 4. Guaranteed by design, not subject to production




Test Circuit


1) E_{AS} test Circuit



2) Gate charge test Circuit





3) Switch Time Test Circuit





Typical Electrical and Thermal Characteristics (Curves)









Figure 4 Rdson-Junction Temperature







Figure 6 Source- Drain Diode Forward








Figure 8 Safe Operation Area

BV_{DSS} (norm) $V_{GS}=0$ $I_{D}=250\mu A$ 1.2 1.1 1.0 0.9 0.8 -50 0 50 100 $T_{J}(^{\circ}C)$ T_{J} -Junction Temperature($^{\circ}C$)

Figure 9 BV_{DSS} vs Junction Temperature

(Y)
4
3
0
25
50
75
100
125
150
175
T_J-Junction Temperature(°C)

Figure 10 ID Current De-rating




Figure 11 Normalized Maximum Transient Thermal Impedance

Square Wave Pluse Duration(sec)