

Description

The VSM210N04 uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. It can be used in a wide variety of applications.

General Features


- $V_{DS} = 40V$, $I_D = 210A$
 $R_{DS(ON)} < 2.5m\Omega$ @ $V_{GS} = 10V$
- High density cell design for ultra low $R_{DS(ON)}$
- Fully characterized avalanche voltage and current
- Good stability and uniformity with high E_{AS}
- Excellent package for good heat dissipation
- Special process technology for high ESD capability

Application

- Power switching application
- Hard switched and high frequency circuits
- Uninterruptible power supply



TO-263



Schematic Diagram

Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VSM210N04-T3	VSM210N04	TO-263	-	-	-

Absolute Maximum Ratings ($T_A = 25^\circ C$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	40	V
Gate-Source Voltage	V_{GS}	± 20	V
Drain Current-Continuous	I_D	210	A
Drain Current-Continuous($T_C = 100^\circ C$)	$I_D(100^\circ C)$	148	A
Pulsed Drain Current	I_{DM}	840	A
Maximum Power Dissipation	P_D	310	W
Derating factor		2.07	W/ $^\circ C$
Single pulse avalanche energy (Note 5)	E_{AS}	1800	mJ
Operating Junction and Storage Temperature Range	T_J, T_{STG}	-55 To 175	$^\circ C$

Thermal Characteristic

Thermal Resistance, Junction-to-Case (Note 2)	$R_{\theta JC}$	0.48	$^\circ C/W$
---	-----------------	------	--------------

Electrical Characteristics ($T_A = 25^\circ C$ unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{GS} = 0V$, $I_D = 250\mu A$	40		-	V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 40V$, $V_{GS} = 0V$	-	-	1	μA


Parameter	Symbol	Condition	Min	Typ	Max	Unit
Gate-Body Leakage Current	I _{GSS}	V _{GS} =±20V,V _{DS} =0V	-	-	±100	nA
On Characteristics ^(Note 3)						
Gate Threshold Voltage	V _{GS(th)}	V _{DS} =V _{GS} ,I _D =250μA	2	3	4	V
Drain-Source On-State Resistance	R _{DS(ON)}	V _{GS} =10V, I _D =40A	-	1.8	2.5	mΩ
Forward Transconductance	g _{FS}	V _{DS} =24V,I _D =40A	160	-	-	S
Dynamic Characteristics ^(Note4)						
Input Capacitance	C _{iss}	V _{DS} =25V,V _{GS} =0V, F=1.0MHz	-	7952	-	PF
Output Capacitance	C _{oss}		-	1865	-	PF
Reverse Transfer Capacitance	C _{rss}		-	936	-	PF
Switching Characteristics ^(Note 4)						
Turn-on Delay Time	t _{d(on)}	VDD=30V,ID=2A,RL=15Ω, RG=2.5Ω,VGS=10V	-	25	-	nS
Turn-on Rise Time	t _r		-	75	-	nS
Turn-Off Delay Time	t _{d(off)}		-	80	-	nS
Turn-Off Fall Time	t _f		-	60	-	nS
Total Gate Charge	Q _g	ID=30A,VDD=30V,VGS=10V	-	141.3	-	nC
Gate-Source Charge	Q _{gs}		-	37.1	-	nC
Gate-Drain Charge	Q _{gd}		-	61.4	-	nC
Drain-Source Diode Characteristics						
Diode Forward Voltage ^(Note 3)	V _{SD}	V _{GS} =0V,I _S =40A	-	0.85	1.2	V
Diode Forward Current ^(Note 2)	I _S		-	-	210	A
Reverse Recovery Time	t _{rr}	TJ = 25°C, IF = 40A di/dt = 100A/μs ^(Note3)	-	47		nS
Reverse Recovery Charge	Q _{rr}		-	76		nC
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

Notes:


1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board, $t \leq 10$ sec.
3. Pulse Test: Pulse Width $\leq 300\mu s$, Duty Cycle $\leq 2\%$.
4. Guaranteed by design, not subject to production
5. EAS condition: $T_J=25^\circ C, V_{DD}=20V, V_G=10V, L=1mH, R_g=25\Omega$

Test circuit


1) E_{AS} test Circuits



2) Gate charge test Circuit:



3) Switch Time Test Circuit:



Typical Electrical and Thermal Characteristics (Curves)




Figure 1 Output Characteristics




Figure 2 Transfer Characteristics




Figure 3 Rdson- Drain Current




Figure 4 Rdson-Junction Temperature




Figure 5 Gate Charge









Figure 6 Source- Drain Diode Forward


Figure 7 Capacitance vs Vds

Figure 9 BV_{DSS} vs Junction Temperature

Figure 8 Safe Operation Area

Figure 10 V_{GS(th)} vs Junction Temperature

Figure 11 Normalized Maximum Transient Thermal Impedance