

Description

The VSM200N04 uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. It can be used in a wide variety of applications.


General Features

- $V_{DS} = 40V, I_D = 200A$ $R_{DS(ON)} < 2.6mΩ @ V_{GS} = 10V$ (Typ:2.0mΩ)
- Special process technology for high ESD capability
- High density cell design for ultra low Rdson
- Fully characterized avalanche voltage and current
- Good stability and uniformity with high E_{AS}
- Excellent package for good heat dissipation

Application

- Power switching application
- Hard switched and high frequency circuits
- Uninterruptible power supply





Schematic Diagram

Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VSM200N04-TC	VSM200N04	TO-220C	-	-	-

Absolute Maximum Ratings (T_c=25℃unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V _{DS}	40	V
Gate-Source Voltage	V _G s	±20	V
Drain Current-Continuous	I _D	200	А
Drain Current-Continuous(T _C =100℃)	I _D (100℃)	140	А
Pulsed Drain Current	I _{DM}	790	А
Maximum Power Dissipation	P _D	285	W





Shenzhen VSEEI Semiconductor Co., Ltd

Derating factor		1.9	W/℃	
Single pulse avalanche energy (Note 5)	E _{AS}	3192	mJ	
Operating Junction and Storage Temperature Range	T_{J} , T_{STG}	-55 To 175	$^{\circ}$	

Thermal Characteristic

Thermal Resistance, Junction-to-Case (Note 2)	R _{θJc}	0.53	°C/W	1
---	------------------	------	------	---

Electrical Characteristics (T_c=25°Cunless otherwise noted)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Off Characteristics	·	•				
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V I _D =250μA	40	-	-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =40V,V _{GS} =0V	-	-	1	μA
Gate-Body Leakage Current	I _{GSS}	V _{GS} =±20V,V _{DS} =0V	-	-	±100	nA
On Characteristics (Note 3)	•		•	'		
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}$, $I_{D}=250\mu A$	2	3	4	V
Drain-Source On-State Resistance	R _{DS(ON)}	V _{GS} =10V, I _D =40A	-	2.0	2.6	mΩ
Forward Transconductance	G FS	V _{DS} =5V,I _D =40A	60	-	-	S
Dynamic Characteristics (Note4)	•		•	'		
Input Capacitance	C _{lss}	- V _{DS} =25V,V _{GS} =0V,	-	6500	-	PF
Output Capacitance	C _{oss}		-	890	-	PF
Reverse Transfer Capacitance	C _{rss}	F=1.0MHz	-	530	-	PF
Switching Characteristics (Note 4)	•		•	'		
Turn-on Delay Time	t _{d(on)}		-	21	-	nS
Turn-on Rise Time	t _r	V_{DD} =20V, I_{D} =1A V_{GS} =10V, R_{GEN} =2.5 Ω	-	37	-	nS
Turn-Off Delay Time	$t_{d(off)}$		-	75	-	nS
Turn-Off Fall Time	t _f		-	40	-	nS
Total Gate Charge	Qg	V _{DS} =20V,I _D =20A,	-	130	-	nC
Gate-Source Charge	Q _{gs}		-	36	-	nC
Gate-Drain Charge	Q_{gd}	V _{GS} =10V	-	56	-	nC
Drain-Source Diode Characteristics	•		•	'		
Diode Forward Voltage (Note 3)	V_{SD}	V _{GS} =0V,I _S =20A	-	-	1.2	V
Diode Forward Current (Note 2)	Is	-	-	-	200	А
Reverse Recovery Time	t _{rr}	TJ = 25°C, IF = 20A	-	50	-	nS
Reverse Recovery Charge	Qrr	di/dt = 500A/µs ^(Note3)	-	61	-	nC
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				


Notes:

- 1. Repetitive Rating: Pulse width limited by maximum junction temperature.
- 2. Surface Mounted on FR4 Board, t ≤ 10 sec.
- 3. Pulse Test: Pulse Width \leq 300 μ s, Duty Cycle \leq 2%.
- **4.** Guaranteed by design, not subject to production
- **5.** EAS condition: Tj=25 $^{\circ}\text{C}$,VDD=20V,VG=10V,L=0.5mH,Rg=25 Ω




Test circuit


1) E_{AS} test Circuits



2) Gate charge test Circuit:



3) Switch Time Test Circuit:





Typical Electrical and Thermal Characteristics (Curves)




Figure 1 Output Characteristics




Figure 2 Transfer Characteristics




Figure 3 Rdson- Drain Current




Figure 4 Rdson-JunctionTemperature




Figure 5 Gate Charge




Figure 6 Source- Drain Diode Forward






Figure 7 Capacitance vs Vds




Figure 9 Current De-rating




Figure 8 Safe Operation Area




Figure 10 Power De-rating




Figure 11 Normalized Maximum Transient Thermal Impedance