

Description


The VSM100N20 uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. It can be used in a wide variety of applications.

General Features


- $V_{DS} = 200V, I_D = 100A$
 $R_{DS(ON)} < 18m\Omega @ V_{GS} = 10V$
- High density cell design for ultra low $R_{DS(ON)}$
- Fully characterized avalanche voltage and current
- Good stability and uniformity with high E_{AS}
- Excellent package for good heat dissipation
- Special process technology for high ESD capability

Application

- Power switching application
- Hard switched and high frequency circuits
- Uninterruptible power supply



TO-247



Schematic Diagram

Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VSM100N20-T7	VSM100N20	TO-247	-	-	-

Absolute Maximum Ratings ($T_C = 25^\circ C$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	200	V
Gate-Source Voltage	V_{GS}	± 20	V
Drain Current-Continuous	I_D	100	A
Drain Current-Continuous($T_C = 100^\circ C$)	$I_D(100^\circ C)$	70.7	A
Pulsed Drain Current	I_{DM}	400	A
Maximum Power Dissipation	P_D	400	W
Derating factor		2.67	W/ $^\circ C$
Single pulse avalanche energy ^(Note 5)	E_{AS}	1369	mJ
Operating Junction and Storage Temperature Range	T_J, T_{STG}	-55 To 175	$^\circ C$

Thermal Characteristic

Thermal Resistance, Junction-to-Case ^(Note 2)	$R_{\theta JC}$	0.38	$^\circ C/W$
--	-----------------	------	--------------

Electrical Characteristics (T_C=25°C unless otherwise noted)


Parameter	Symbol	Condition	Min	Typ	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V I _D =250μA	200	220	-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =200V, V _{GS} =0V	-	-	1	μA
Gate-Body Leakage Current	I _{GSS}	V _{GS} =±20V, V _{DS} =0V	-	-	±100	nA
On Characteristics ^(Note 3)						
Gate Threshold Voltage	V _{GS(th)}	V _{DS} =V _{GS} , I _D =250μA	2	3	4	V
Drain-Source On-State Resistance	R _{DS(ON)}	V _{GS} =10V, I _D =50A	-	13.5	18	mΩ
Forward Transconductance	g _{FS}	V _{DS} =5V, I _D =50A	50	-	-	S
Dynamic Characteristics ^(Note4)						
Input Capacitance	C _{ISS}	V _{DS} =50V, V _{GS} =0V, F=1.0MHz	-	9382	-	PF
Output Capacitance	C _{OSS}		-	529	-	PF
Reverse Transfer Capacitance	C _{RSS}		-	206	-	PF
Switching Characteristics ^(Note 4)						
Turn-on Delay Time	t _{d(on)}	V _{DD} =100V, R _L =15Ω V _{GS} =10V, R _G =2.5Ω	-	35	-	nS
Turn-on Rise Time	t _r		-	30	-	nS
Turn-Off Delay Time	t _{d(off)}		-	55	-	nS
Turn-Off Fall Time	t _f		-	25	-	nS
Total Gate Charge	Q _g	V _{DS} =100V, I _D =50A, V _{GS} =10V	-	150.9		nC
Gate-Source Charge	Q _{gs}		-	36.8		nC
Gate-Drain Charge	Q _{gd}		-	52.5		nC
Drain-Source Diode Characteristics						
Diode Forward Voltage ^(Note 3)	V _{SD}	V _{GS} =0V, I _S =50A	-		1.2	V
Diode Forward Current ^(Note 2)	I _S		-	-	100	A
Reverse Recovery Time	t _{rr}	T _J = 25°C, I _F = 50A di/dt = 100A/μs ^(Note3)	-	52		nS
Reverse Recovery Charge	Q _{rr}		-	80		nC
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

Notes:


1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board, t ≤ 10 sec.
3. Pulse Test: Pulse Width ≤ 300μs, Duty Cycle ≤ 2%.
4. Guaranteed by design, not subject to production
5. E_{AS} condition: V_{DD}=50V, V_G=10V, L=0.5mH, R_G=25Ω

Test Circuit


1) E_{AS} test Circuits



2) Gate charge test Circuit



3) Switch Time Test Circuit



Typical Electrical and Thermal Characteristics (Curves)




Figure 1 Output Characteristics




Figure 2 Transfer Characteristics




Figure 3 Rdson- Drain Current




Figure 4 Rdson-Junction Temperature




Figure 5 Gate Charge









Figure 6 Source- Drain Diode Forward


Figure 7 Capacitance vs Vds

Figure 9 Power De-rating

Figure 8 Safe Operation Area

Figure 10 Current De-rating

Figure 11 Normalized Maximum Transient Thermal Impedance