

Description

The VSM80N04 uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. It can be used in a wide variety of applications.


General Features

- $V_{DS} = 40V, I_{D} = 80A$ $R_{DS(ON)} < 6.5 \text{m}\Omega @ V_{GS} = 10V$
- High density cell design for ultra low Rdson
- Fully characterized avalanche voltage and current
- Good stability and uniformity with high E_{AS}
- Excellent package for good heat dissipation

Application

- PWM
- Load Switching





Schematic Diagram

Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VSM80N04-TC	VSM80N04	TO-220C	-	-	-

Absolute Maximum Ratings (T_C=25 ℃unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	VDS	40	V
Gate-Source Voltage	V _G s	±20	V
Drain Current-Continuous	I _D	80	А
Drain Current-Continuous(T _C =100 °C)	I _D (100℃)	56	А
Pulsed Drain Current	I _{DM}	350	Α
Maximum Power Dissipation	P _D	90	W
Derating factor		0.6	W/°C
Single pulse avalanche energy (Note 5)	E _{AS}	670	mJ
Operating Junction and Storage Temperature Range	T_{J}, T_{STG}	-55 To 175	$^{\circ}$ C



Thermal Characteristic

Thermal Resistance, Junction-to-Case (Note 2)	R _{0JC}	1.67	°C/W
---	------------------	------	------

Electrical Characteristics (T_C=25°C unless otherwise noted)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V I _D =250μA	40	45	-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =40V,V _{GS} =0V	-	-	1	μΑ
Gate-Body Leakage Current	I _{GSS}	V _{GS} =±20V,V _{DS} =0V	-	-	±100	nA
On Characteristics (Note 3)			•			•
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}$, $I_{D}=250\mu A$	1.2	1.8	2.5	V
Drain-Source On-State Resistance	R _{DS(ON)}	V _{GS} =10V, I _D =20A	-	5.3	6.5	mΩ
Forward Transconductance	G FS	V _{DS} =10V,I _D =20A	15	-	-	S
Dynamic Characteristics (Note4)			•			•
Input Capacitance	C _{lss}	\/ 00\/\/ 0\/	-	4010	-	PF
Output Capacitance	Coss	V_{DS} =20V, V_{GS} =0V, F=1.0MHz	-	750	-	PF
Reverse Transfer Capacitance	C _{rss}	F=1.0WHZ	-	390	-	PF
Switching Characteristics (Note 4)		•				
Turn-on Delay Time	t _{d(on)}		-	11	-	nS
Turn-on Rise Time	t _r	V_{DD} =20V, R_L =1 Ω	-	10	-	nS
Turn-Off Delay Time	t _{d(off)}	V_{GS} =10V, R_{G} =3 Ω	-	38	-	nS
Turn-Off Fall Time	t _f		-	11	-	nS
Total Gate Charge	Qg	V 00V/I 00A	-	50	-	nC
Gate-Source Charge	Q _{gs}	$V_{DS}=20V,I_{D}=20A,$ $V_{GS}=10V$	-	12	-	nC
Gate-Drain Charge	Q_{gd}	V _{GS} -10V	-	13	-	nC
Drain-Source Diode Characteristics			•			•
Diode Forward Voltage (Note 3)	V_{SD}	V _{GS} =0V,I _S =10A	-		1.2	V
Diode Forward Current (Note 2)	Is		-	-	80	Α
Reverse Recovery Time	t _{rr}	TJ = 25°C, IF = 20A	-	33	-	nS
Reverse Recovery Charge	Qrr	di/dt = 100A/µs ^(Note3)	-	34	-	nC
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

Notes:

- 1. Repetitive Rating: Pulse width limited by maximum junction temperature.
- 2. Surface Mounted on FR4 Board, t ≤ 10 sec.
- 3. Pulse Test: Pulse Width ≤ 300µs, Duty Cycle ≤ 2%.
- **4.** Guaranteed by design, not subject to production
- **5.** E_{AS} condition : $Tj=25^{\circ}C$, $V_{DD}=20V$, $V_{G}=10V$, L=1mH, $Rg=25\Omega$, $I_{AS}=36A$




Test circuit


1) E_{AS} Test Circuit



2) Gate Charge Test Circuit



3) Switch Time Test Circuit





Typical Electrical and Thermal Characteristics (Curves)




Figure 1 Output Characteristics




Figure 2 Transfer Characteristics




Figure 3 Rdson-Drain Current




Figure 4 Rdson-JunctionTemperature




Figure 5 Gate Charge




Figure 6 Source- Drain Diode Forward







Figure 7 Capacitance vs Vds






Figure 8 Safe Operation Area





Figure 10ID Current- Junction Temperature



Square Wave Pluse Duration(sec)

Figure 11 Normalized Maximum Transient Thermal Impedance