

Description

The VSM120N03 uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. It can be used in a wide variety of applications.

General Features


- $V_{DS} = 30V, I_D = 120A$ $R_{DS(ON)} < 4.5 m\Omega @ V_{GS} = 10V$ (Typ:3.5 m Ω)
- High density cell design for ultra low Rdson
- Fully characterized avalanche voltage and current
- Good stability and uniformity with high E_{AS}
- Excellent package for good heat dissipation
- Special process technology for high ESD capability

Application

- Power switching application
- Hard switched and high frequency circuits
- Uninterruptible power supply



TO-252



Schematic Diagram

Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VSM120N03-T2	VSM120N03	TO-252	-	-	-

Absolute Maximum Ratings (T_A=25 ℃ unless otherwise noted)

— · · · · · · · · · · · · · · · · · · ·				
Parameter	Symbol	Limit	Unit	
Drain-Source Voltage	V _{DS}	30	V	
Gate-Source Voltage	V _G s	±20	V	
Drain Current-Continuous	I _D	120	Α	
Drain Current-Continuous(T _C =100℃)	I _D (100℃)	84	А	
Pulsed Drain Current	I _{DM}	400	А	
Maximum Power Dissipation	P _D	120	W	
Single pulse avalanche energy (Note 5)	E _{AS}	350	mJ	
Operating Junction and Storage Temperature Range	T_{J}, T_{STG}	-55 To 175	℃	



Thermal Characteristic

Thermal Resistance,Junction-to-Case ^(Note 2)	R _{θJC}	1.25	°C/W	
---	------------------	------	------	--

Electrical Characteristics (T_A=25°C unless otherwise noted)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V I _D =250μA	30	-	-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =30V,V _{GS} =0V	-	-	1	μA
Gate-Body Leakage Current	I _{GSS}	V _{GS} =±20V,V _{DS} =0V	-	-	±100	nA
On Characteristics (Note 3)						
Gate Threshold Voltage	V _{GS(th)}	V _{DS} =V _{GS} ,I _D =250μA	1	1.6	3	V
Drain-Source On-State Resistance	R _{DS(ON)}	V _{GS} =10V, I _D =20A	-	3.5	4.5	mΩ
Forward Transconductance	G FS	V _{DS} =10V,I _D =20A	50	-	-	S
Dynamic Characteristics (Note4)			•	•		•
Input Capacitance	C _{lss}			4120		PF
Output Capacitance	Coss	$V_{DS}=25V,V_{GS}=0V,$		498		PF
Reverse Transfer Capacitance	C _{rss}	F=1.0MHz		456		PF
Switching Characteristics (Note 4)						
Turn-on Delay Time	t _{d(on)}		-	11	-	nS
Turn-on Rise Time	t _r	V _{GS} =10V,V _{DS} =20V	-	10	-	nS
Turn-Off Delay Time	$t_{d(off)}$	R_L =0.75 Ω , R_{GEN} =3 Ω	-	38	-	nS
Turn-Off Fall Time	t _f		-	11	-	nS
Total Gate Charge	Qg			79		nC
Gate-Source Charge	Q _{gs}	V _{GS} =10V,V _{DS} =15V,I _D =20A		9		nC
Gate-Drain Charge	Q_{gd}			18		nC
Drain-Source Diode Characteristics			•	•		•
Diode Forward Voltage (Note 3)	V_{SD}	V _{GS} =0V,I _S =20A	-	-	1.2	V
Diode Forward Current (Note 2)	Is	-		-	120	А
Reverse Recovery Time	t _{rr}	TJ = 25°C, I _F =60A	-	58	-	nS
Reverse Recovery Charge	Qrr	di/dt = 100A/µs ^(Note3)	-	115	-	nC
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				


Notes:

- 1. Repetitive Rating: Pulse width limited by maximum junction temperature.
- **2.** Surface Mounted on FR4 Board, $t \le 10$ sec.
- 3. Pulse Test: Pulse Width \leq 300 μ s, Duty Cycle \leq 2%.
- **4.** Guaranteed by design, not subject to production
- **5.** EAS condition: Tj=25 $^{\circ}\text{C}$,VDD=15V,VG=10V,L=0.5mH,Rg=25 Ω




Test circuit


1) E_{AS} test Circuits



2) Gate charge test Circuit:



3) Switch Time Test Circuit:





Typical Electrical and Thermal Characteristics (Curves)




Figure 1 Output Characteristics




Figure 2 Transfer Characteristics




Figure 3 Rdson- Drain Current




Figure 4 Rdson-Junction Temperature




Figure 5 Gate Charge




Figure 6 Source- Drain Diode Forward






Figure 7 Capacitance vs Vds




Figure 8 Safe Operation Area




Figure 9 BV_{DSS} vs Junction Temperature




Figure 10 V_{GS(th)} vs Junction Temperature




Figure 11 Normalized Maximum Transient Thermal Impedance