

## Description


The VSM6P04 uses advanced trench technology and design to provide excellent  $R_{DS(ON)}$  with low gate charge. It can be used in a wide variety of applications.

## General Features


- $V_{DS} = -40V, I_D = -6A$   
 $R_{DS(ON)} < 45m\Omega @ V_{GS} = -10V$
- High density cell design for ultra low  $R_{dson}$
- Fully characterized avalanche voltage and current
- Excellent package for good heat dissipation

## Application

- Power switching application
- Hard switched and high frequency circuits
- DC-DC converter



SOP-8



Schematic Diagram

## Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VSM6P04-S8	VSM6P04	SOP-8	Ø330mm	12mm	2500 units

## Absolute Maximum Ratings ( $T_A = 25^\circ C$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	$V_{DS}$	-40	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Drain Current-Continuous	$I_D$	-6	A
Drain Current-Continuous( $T_C = 100^\circ C$ )	$I_D(100^\circ C)$	-4.2	A
Pulsed Drain Current	$I_{DM}$	30	A
Maximum Power Dissipation	$P_D$	2.2	W
Operating Junction and Storage Temperature Range	$T_J, T_{STG}$	-55 To 150	$^\circ C$

## Thermal Characteristic

Thermal Resistance ,Junction-to-Ambient <sup>(Note 2)</sup>	$R_{\theta JA}$	57	$^\circ C/W$
---	-----------------	----	--------------

**Electrical Characteristics ( $T_A=25^{\circ}\text{C}$  unless otherwise noted)**


Parameter	Symbol	Condition	Min	Typ	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV <sub>DSS</sub>	V <sub>GS</sub> =0V I <sub>D</sub> =-250μA	-40	-	-	V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> =-40V, V <sub>GS</sub> =0V	-	-	1	μA
Gate-Body Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> =±20V, V <sub>DS</sub> =0V	-	-	±100	nA
On Characteristics <sup>(Note 3)</sup>						
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =-250μA	-1.1	-1.9	-2.5	V
Drain-Source On-State Resistance	R <sub>DS(ON)</sub>	V <sub>GS</sub> =-10V, I <sub>D</sub> =-5A	-	40	45	mΩ
Forward Transconductance	g <sub>FS</sub>	V <sub>DS</sub> =-5V, I <sub>D</sub> =-5A	13	-	-	S
Dynamic Characteristics <sup>(Note4)</sup>						
Input Capacitance	C <sub>ISS</sub>	V <sub>DS</sub> =-20V, V <sub>GS</sub> =0V, F=1.0MHz	-	1150	-	PF
Output Capacitance	C <sub>OSS</sub>		-	97	-	PF
Reverse Transfer Capacitance	C <sub>RSS</sub>		-	72	-	PF
Switching Characteristics <sup>(Note 4)</sup>						
Turn-on Delay Time	t <sub>d(on)</sub>	V <sub>DD</sub> =-20V, ,R <sub>L</sub> =2Ω V <sub>GS</sub> =-10V, R <sub>GEN</sub> =3Ω	-	6.2	-	nS
Turn-on Rise Time	t <sub>r</sub>		-	8.4	-	nS
Turn-Off Delay Time	t <sub>d(off)</sub>		-	28	-	nS
Turn-Off Fall Time	t <sub>f</sub>		-	10	-	nS
Total Gate Charge	Q <sub>g</sub>	V <sub>DS</sub> =-20V, I <sub>D</sub> =-5A, V <sub>GS</sub> =-10V	-	19	-	nC
Gate-Source Charge	Q <sub>gs</sub>		-	4.4	-	nC
Gate-Drain Charge	Q <sub>gd</sub>		-	4.2	-	nC
Drain-Source Diode Characteristics						
Diode Forward Voltage <sup>(Note 3)</sup>	V <sub>SD</sub>	V <sub>GS</sub> =0V, I <sub>S</sub> =-6A	-	-	1.2	V
Diode Forward Current <sup>(Note 2)</sup>	I <sub>S</sub>		-	-	-6	A

**Notes:**


1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board,  $t \leq 10$  sec.
3. Pulse Test: Pulse Width  $\leq 300\mu s$ , Duty Cycle  $\leq 2\%$ .
4. Guaranteed by design, not subject to production

## Test Circuit


### 1) $E_{AS}$ Test Circuit









### 2) Gate Charge Test Circuit








### 3) Switch Time Test Circuit



## Typical Electrical and Thermal Characteristics (Curves)


**Figure 1 Output Characteristics**

**Figure 2 Transfer Characteristics**

**Figure 3 Rdson- Drain Current**

**Figure 4 Rdson-Junction Temperature**

**Figure 5 Gate Charge**

**Figure 6 Source- Drain Diode Forward**


**Figure 7 Capacitance vs Vds**

**Figure 9 BV<sub>DSS</sub> vs Junction Temperature**

**Figure 8 Safe Operation Area**

**Figure 10 V<sub>GS(th)</sub> vs Junction Temperature**

**Figure 11 Normalized Maximum Transient Thermal Impedance**