

Description

The series of devices uses **Super Trench II** technology that is uniquely optimized to provide the most efficient high frequency switching performance. Both conduction and switching power losses are minimized due to an extremely low combination of $R_{\text{DS(ON)}}$ and Q_g . This device is ideal for high-frequency switching and synchronous rectification.

Application

- DC/DC Converter
- •Ideal for high-frequency switching and synchronous rectification


General Features

- V_{DS} =85V, I_D =95A $R_{DS(ON)}$ =5.4m Ω , typical (TO-220)@ V_{GS} =10V $R_{DS(ON)}$ =5.2m Ω , typical (TO-263)@ V_{GS} =10V
- Excellent gate charge x R_{DS(on)} product(FOM)
- Very low on-resistance R_{DS(on)}
- 175 °C operating temperature
- Pb-free lead plating





TO-263



Schematic Diagram

Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VST08N054-TC	VST08N054	TO-220C	-	-	-
VST08N054-T3	VST08N054	TO-263	-	-	-

Absolute Maximum Ratings (T_C=25℃unless otherwise noted)

Parameter	Symbol	Limit	Unit	
Drain-Source Voltage	V _{DS}	85	V	
Gate-Source Voltage	V _G s	±20	V	
Drain Current-Continuous	I _D	95	А	
Drain Current-Continuous(T _C =100 °C)	I _D (100°C)	70	Α	
Pulsed Drain Current	I _{DM}	380	А	
Maximum Power Dissipation	P _D	125	W	
Derating factor		0.83	W/℃	
Single pulse avalanche energy (Note 5)	E _{AS}	599	mJ	
Operating Junction and Storage Temperature Range	T _J ,T _{STG}	-55 To 175	°C	



Thermal Characteristic

Thermal Resistance,Junction-to-Case ^(Note 2)	$R_{ heta JC}$	1.2	°C/W	
---	----------------	-----	------	--

Electrical Characteristics (T_C=25°C unless otherwise noted)

Parameter	Symbol	Condition		Min	Тур	Max	Unit
Off Characteristics				•	•		•
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V I _D =250μA		85		-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =85V,V _{GS} =0V		-	-	1	μA
Gate-Body Leakage Current	I _{GSS}	V _{GS} =±20V,V _{DS} =0V		-	-	±100	nA
On Characteristics (Note 3)						l	
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}$, $I_{D}=250\mu A$		2.0	3.0	4.0	V
Dunin Course On Chata Basistan	R _{DS(ON)}	V _{GS} =10V, I _D =45A	TO-220	-	5.4	5.8	mΩ
Drain-Source On-State Resistance			TO-263		5.2	5.8	mΩ
Forward Transconductance	g _{FS}	V _{DS} =5V,I _D =45A			60	-	S
Dynamic Characteristics (Note4)	'						
Input Capacitance	C _{lss}	- V _{DS} =40V,V _{GS} =0V, - F=1.0MHz		-	3550	-	PF
Output Capacitance	Coss			-	540	-	PF
Reverse Transfer Capacitance	C _{rss}			-	22	-	PF
Switching Characteristics (Note 4)	'						
Turn-on Delay Time	t _{d(on)}	V _{DD} =40V,I _D =45A		-	14.5	-	nS
Turn-on Rise Time	t _r			-	12	-	nS
Turn-Off Delay Time	$t_{d(off)}$	V_{GS} =10V, R_{G} =1.6 Ω		-	35	-	nS
Turn-Off Fall Time	t _f	1		-	13	-	nS
Total Gate Charge	Qg	- V _{DS} =40V,I _D =45A, - V _{GS} =10V		-	67	-	nC
Gate-Source Charge	Q_{gs}			-	20		nC
Gate-Drain Charge	Q_{gd}			-	20		nC
Drain-Source Diode Characteristics	'			•			
Diode Forward Voltage (Note 3)	V_{SD}	V _{GS} =0V,I _S =45A		-		1.2	V
Diode Forward Current (Note 2)	Is			-	-	95	Α
Reverse Recovery Time	t _{rr}	T _J = 25°C, I _F = I _S		-	66	-	nS
Reverse Recovery Charge	Qrr	di/dt = 100A/µs ^(Note3)		-	140	-	nC

Notes:

- ${\it 1. Repetitive Rating: Pulse width limited by maximum junction temperature.}\\$
- 2. Surface Mounted on FR4 Board, t ≤ 10 sec.
- 3. Pulse Test: Pulse Width \leq 300 μ s, Duty Cycle \leq 2%.
- 4. Guaranteed by design, not subject to production
- 5. EAS condition : Tj=25 $^{\circ}\text{C}$,V_DD=40V,V_G=10V,L=0.5mH,Rg=25 Ω



Typical Electrical and Thermal Characteristics




Figure 1 Output Characteristics




Figure 2 Transfer Characteristics




Figure 3 Rdson- Drain Current




Figure 4 Rdson-Junction Temperature




Figure 5 Gate Charge




Figure 6 Source- Drain Diode Forward






Figure 7 Capacitance vs Vds




Figure 9 Power De-rating




Figure 8 Safe Operation Area




Figure 10 Current De-rating




Figure 11 Normalized Maximum Transient Thermal Impedance