

Description

The VSM18N20 uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. It can be used in a wide variety of applications.


General Features

- V_{DS} =200V, I_{D} =18A $R_{DS(ON)}$ < 80mΩ @ V_{GS} =10V (Typ:64mΩ)
- High density cell design for ultra low Rdson
- Fully characterized avalanche voltage and current
- Good stability and uniformity with high E_{AS}
- Excellent package for good heat dissipation
- Special process technology for high ESD capability

Application

- Power switching application
- Hard switched and high frequency circuits
- Uninterruptible power supply





Schematic Diagram

Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VSM18N20-TC	VSM18N20	TO-220C	-	-	-

Absolute Maximum Ratings (T_C=25 ℃unless otherwise noted)

Parameter	Symbol	Limit	Unit	
Drain-Source Voltage	V _{DS}	200	V	
Gate-Source Voltage	Vgs	±20	V	
Drain Current-Continuous	I _D	18	А	
Drain Current-Continuous(T _C =100 ℃)	I _D (100°C)	13	Α	
Pulsed Drain Current	I _{DM}	72	А	
Maximum Power Dissipation	P _D	150	W	
Single pulse avalanche energy (Note 5)	E _{AS}	250	mJ	
Operating Junction and Storage Temperature Range	T_{J}, T_{STG}	-55 To 175	$^{\circ}$ C	



Shenzhen VSEEI Semiconductor Co., Ltd

Thermal Characteristic

Electrical Characteristics (T_C=25°C unless otherwise noted)

Parameter	Symbol	Condition	Min	Тур	Max	Unit	
Off Characteristics			•			•	
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V I _D =250µA	200	220	-	V	
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =200V,V _{GS} =0V	-	-	1	μΑ	
Gate-Body Leakage Current	I _{GSS}	V _{GS} =±20V,V _{DS} =0V	-	-	±100	nA	
On Characteristics (Note 3)							
Gate Threshold Voltage	$V_{GS(th)}$ $V_{DS}=V_{GS}$, $I_D=250\mu A$		2	3	4	V	
Drain-Source On-State Resistance	R _{DS(ON)}	V _{GS} =10V, I _D =15A	-	64	80	mΩ	
Forward Transconductance	g Fs	V _{DS} =50V,I _D =11A	25	-	-	S	
Dynamic Characteristics (Note4)			•			•	
Input Capacitance	C _{lss})/ 05)/)/ 0)/		4200		PF	
Output Capacitance	C _{oss}	$V_{DS}=25V,V_{GS}=0V,$		163		PF	
Reverse Transfer Capacitance	C _{rss}	F=1.0MHz		75		PF	
Switching Characteristics (Note 4)			•			•	
Turn-on Delay Time	t _{d(on)}		-	10	-	nS	
Turn-on Rise Time	t _r	V _{DD} =100V,I _D =15A	-	18	-	nS	
Turn-Off Delay Time	t _{d(off)}	V_{GS} =10 V , R_{GEN} =2.5 Ω	-	22	-	nS	
Turn-Off Fall Time	t _f		-	5	-	nS	
Total Gate Charge	Qg	V 400VI 45A		60		nC	
Gate-Source Charge	Q _{gs}	V _{DS} =100V,I _D =15A,		19		nC	
Gate-Drain Charge	Q _{gd}	V _{GS} =10V		17		nC	
Drain-Source Diode Characteristics			•			•	
Diode Forward Voltage (Note 3)	V _{SD}	V _{GS} =0V,I _S =11A	-	-	1.2	V	
Diode Forward Current (Note 2)	Is	-	-	-	18	Α	
Reverse Recovery Time	t _{rr}	TJ = 25°C, IF = 15A	-	90	-	nS	
Reverse Recovery Charge	Qrr	di/dt = 100A/µs ^(Note3)	-	300	-	nC	
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)					


Notes:

- 1. Repetitive Rating: Pulse width limited by maximum junction temperature.
- 2. Surface Mounted on FR4 Board, t ≤ 10 sec.
- **3.** Pulse Test: Pulse Width ≤ 300µs, Duty Cycle ≤ 2%.
- **4.** Guaranteed by design, not subject to production
- **5.** EAS condition: Tj=25 $^{\circ}\text{C}$,VDD=50V,VG=10V,L=0.5mH,Rg=25 Ω




Test Circuit


1) E_{AS} test Circuit



2) Gate charge test Circuit



3) Switch Time Test Circuit





Typical Electrical and Thermal Characteristics (Curves)




Figure 1 Output Characteristics




Figure 2 Transfer Characteristics




Figure 3 Rdson- Drain Current




Figure 4 Rdson-JunctionTemperature




Figure 5 Gate Charge




Figure 6 Source- Drain Diode Forward






Figure 7 Capacitance vs Vds




Figure 8 Safe Operation Area




Figure 9 BV_{DSS} vs Junction Temperature




Figure 10 V_{GS(th)} vs Junction Temperature




Figure 11 Normalized Maximum Transient Thermal Impedance