

## **Description**


The VSM2N20 uses advanced trench technology and design to provide excellent  $R_{DS(ON)}$  with low gate charge. It can be used in a wide variety of applications.

#### **General Features**

- $V_{DS}$  = 200V, $I_{D}$  =2A  $R_{DS(ON)}$  < 580mΩ @  $V_{GS}$ =10V (Typ:520mΩ)
- High density cell design for ultra low Rdson
- Fully characterized avalanche voltage and current
- Excellent package for good heat dissipation

## **Application**

- Power switching application
- Hard switched and high frequency circuits
- Uninterruptible power supply



## **Package Marking and Ordering Information**

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VSM2N20-T9	VSM2N20	TO-92	-	-	-

Absolute Maximum Ratings (T<sub>A</sub>=25 ℃unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V <sub>DS</sub>	200	V
Gate-Source Voltage	Vgs	±20	V
Drain Current-Continuous	I <sub>D</sub>	2	Α
Drain Current-Pulsed (Note 1)	I <sub>DM</sub>	8	Α
Maximum Power Dissipation	P <sub>D</sub>	3	W
Operating Junction and Storage Temperature Range	$T_{J}, T_{STG}$	-55 To 150	$^{\circ}\mathbb{C}$

#### **Thermal Characteristic**

Thermal Resistance,Junction-to-Ambient (Note 2)	$R_{\theta JA}$	41.7	°C/W
,	· ·		1 1

## **Electrical Characteristics (T<sub>A</sub>=25**°C unless otherwise noted)

Parameter	Symbol	Condition	Min	Тур	Max	Unit	
Off Characteristics							
Drain-Source Breakdown Voltage	BV <sub>DSS</sub>	V <sub>GS</sub> =0V I <sub>D</sub> =250μA	200	-	-	V	
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> =200V,V <sub>GS</sub> =0V	-	-	1	μΑ	



Gate-Body Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> =±20V,V <sub>DS</sub> =0V	-	-	±100	nA		
On Characteristics (Note 3)								
Gate Threshold Voltage	Threshold Voltage V <sub>GS(th)</sub> V <sub>DS</sub> =V <sub>GS</sub> ,I <sub>D</sub> =		1.2	1.8	2.5	V		
Drain-Source On-State Resistance	R <sub>DS(ON)</sub>	V <sub>GS</sub> =10V, I <sub>D</sub> =2A	-	520	580	mΩ		
Forward Transconductance	<b>g</b> FS	V <sub>DS</sub> =15V,I <sub>D</sub> =2A	-	8	-	S		
Dynamic Characteristics (Note4)								
Input Capacitance	C <sub>lss</sub>	\/ -05\/\/ -0\/	-	580	-	PF		
Output Capacitance	Coss	$V_{DS}$ =25V, $V_{GS}$ =0V, F=1.0MHz	-	90	-	PF		
Reverse Transfer Capacitance	C <sub>rss</sub>	F = 1.01VII 12	-	3	-	PF		
Switching Characteristics (Note 4)								
Turn-on Delay Time	t <sub>d(on)</sub>	V <sub>DD</sub> =100V, R <sub>L</sub> =15Ω	-	10	-	nS		
Turn-on Rise Time	t <sub>r</sub>		-	12	-	nS		
Turn-Off Delay Time	t <sub>d(off)</sub>	$V_{GS}$ =10 $V$ , $R_{G}$ =2.5 $\Omega$	-	15	-	nS		
Turn-Off Fall Time	t <sub>f</sub>		-	15	1	nS		
Total Gate Charge	Qg	.,	-	12		nC		
Gate-Source Charge	Q <sub>gs</sub>	$V_{DS}=100V,I_{D}=2A,$ $V_{GS}=10V$	-	2.5	-	nC		
Gate-Drain Charge	$Q_{gd}$	V GS-10 V	-	3.8	-	nC		
Drain-Source Diode Characteristics								
Diode Forward Voltage (Note 3)	V <sub>SD</sub>	V <sub>GS</sub> =0V,I <sub>S</sub> =2A	-	-	1.2	V		
Diode Forward Current (Note 2)	Is		-	-	2	Α		


## Notes:

- $\textbf{1.} \ \textbf{Repetitive Rating: Pulse width limited by maximum junction temperature}.$
- **2.** Surface Mounted on FR4 Board,  $t \le 10$  sec.
- **3.** Pulse Test: Pulse Width  $\leq 300 \mu s$ , Duty Cycle  $\leq 2\%$ .
- 4. Guaranteed by design, not subject to production




# **Test Circuit**


# 1) E<sub>AS</sub> test circuit



## 2) Gate charge test circuit




## 3) Switch Time Test Circuit






# **Typical Electrical and Thermal Characteristics (Curves)**



Vds Drain-Source Voltage (V)

**Figure 1 Output Characteristics** 



Vgs Gate-Source Voltage (V)

**Figure 2 Transfer Characteristics** 




Figure 3 Rdson-Drain Current




Figure 4 Rdson-JunctionTemperature




Figure 5 Gate Charge






Figure 6 Source- Drain Diode Forward






Vds Drain-Source Voltage (V)

Figure 7 Capacitance vs Vds




Vds Drain-Source Voltage (V)

**Figure 8 Safe Operation Area** 




T<sub>J</sub>-Junction Temperature(°ℂ)

## Figure 9 BV<sub>DSS</sub> vs Junction Temperature



T<sub>J</sub>-Junction Temperature(°ℂ)

Figure 10 V<sub>GS(th)</sub> vs Junction Temperature



**Figure 11 Normalized Maximum Transient Thermal Impedance**