

# **Description**


The VSM30N02 uses advanced trench technology and design to provide excellent  $R_{DS(ON)}$  with low gate charge. It can be used in a wide variety of applications.

#### **General Features**

- $V_{DS} = 20V, I_D = 30A$  $R_{DS(ON)} < 13mΩ @ V_{GS} = 10V$  (Typ:10.5mΩ)
- High density cell design for ultra low Rdson
- Fully characterized avalanche voltage and current
- Good stability and uniformity with high E<sub>AS</sub>
- Excellent package for good heat dissipation
- Special process technology for high ESD capability

#### **Application**

- Power switching application
- Load switching
- Uninterruptible power supply



**Package Marking and Ordering Information** 

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VSM30N02-T62	VSM30N02	TO-262	-	-	-

Absolute Maximum Ratings (T<sub>A</sub>=25 ℃unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V <sub>DS</sub>	20	V
Gate-Source Voltage	V <sub>G</sub> S	±12	V
Drain Current-Continuous	I <sub>D</sub>	30	А
Drain Current-Continuous(T <sub>C</sub> =100℃)	I <sub>D</sub> (100℃)	21	А
Pulsed Drain Current	I <sub>DM</sub>	75	А
Maximum Power Dissipation	P <sub>D</sub>	40	W
Single pulse avalanche energy (Note 5)	E <sub>AS</sub>	150	mJ
Operating Junction and Storage Temperature Range	$T_J, T_STG$	-55 To 175	℃

#### **Thermal Characteristic**

Thermal Resistance, Junction-to-Case (Note 2)	$R_{ heta JC}$	3.8	°C/W

Electrical Characteristics (T<sub>A</sub>=25°C unless otherwise noted)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Off Characteristics						



Drain-Source Breakdown Voltage	BV <sub>DSS</sub>	V <sub>GS</sub> =0V I <sub>D</sub> =250μA	20	-	-	V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> =20V,V <sub>GS</sub> =0V	-	-	1	μA
Gate-Body Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> =±12V,V <sub>DS</sub> =0V	-	-	±100	nA
On Characteristics (Note 3)				•		
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> =V <sub>GS</sub> ,I <sub>D</sub> =250μA	0.5	0.7	1.2	V
Drain-Source On-State Resistance	R <sub>DS(ON)</sub>	V <sub>GS</sub> =4.5V, I <sub>D</sub> =20A	-	10.5	13	mΩ
Forward Transconductance	<b>G</b> FS	V <sub>DS</sub> =5V,I <sub>D</sub> =20A	10	-	-	S
Dynamic Characteristics (Note4)				•		
Input Capacitance	C <sub>lss</sub>	\/ -10\/\/ -0\/		900		PF
Output Capacitance	Coss	$V_{DS}$ =10V, $V_{GS}$ =0V, F=1.0MHz		162		PF
Reverse Transfer Capacitance	$C_{rss}$			105		PF
Switching Characteristics (Note 4)						
Turn-on Delay Time	t <sub>d(on)</sub>		-	4.5	-	nS
Turn-on Rise Time	t <sub>r</sub>	VGS=10V,VDS=10V RL=0. 5 Ω ,RGEN=3 Ω	-	9.2	-	nS
Turn-Off Delay Time	$t_{\text{d(off)}}$		-	18.7	-	nS
Turn-Off Fall Time	t <sub>f</sub>		-	3.3	-	nS
Total Gate Charge	$Q_g$			15		nC
Gate-Source Charge	$Q_{gs}$	VGS=10V,VDS=10V,ID=20A		1.8		nC
Gate-Drain Charge	$Q_{gd}$			2.8		nC
<b>Drain-Source Diode Characteristics</b>						
Diode Forward Voltage (Note 3)	V <sub>SD</sub>	V <sub>GS</sub> =0V,I <sub>S</sub> =20A	-	-	1.2	V
Diode Forward Current (Note 2)	Is	-	-	-	30	Α
Reverse Recovery Time	t <sub>rr</sub>	TJ = 25°C, IF = 20A	-	18	-	nS
Reverse Recovery Charge	Qrr	di/dt = 100A/µs <sup>(Note3)</sup>	-	9.5	-	nC
Forward Turn-On Time	t <sub>on</sub>	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				


### Notes:

- **1.** Repetitive Rating: Pulse width limited by maximum junction temperature.
- 2. Surface Mounted on FR4 Board, t ≤ 10 sec.
- 3. Pulse Test: Pulse Width ≤ 300µs, Duty Cycle ≤ 2%.
- **4.** Guaranteed by design, not subject to production
- **5.** EAS condition: Tj=25  $^{\circ}$ C,V<sub>DD</sub>=10V,V<sub>G</sub>=10V,L=0.5mH,Rg=25 $\Omega$




## **Test circuit**


# 1) E<sub>AS</sub> test Circuits



# 2) Gate charge test Circuit:




### 3) Switch Time Test Circuit:






## **Typical Electrical and Thermal Characteristics (Curves)**



**Figure 1 Output Characteristics** 



**Figure 2 Transfer Characteristics** 





Figure 3 Rdson- Drain Current



**Figure 4 Rdson-Junction Temperature** 




Figure 5 Gate Charge




Figure 6 Source- Drain Diode Forward






Figure 7 Capacitance vs Vds




Figure 9 Power De-rating




Figure 8 Safe Operation Area





Figure 10 Current De-rating



Square Wave Pluse Duration(sec)

Figure 11 Normalized Maximum Transient Thermal Impedance