

Description


The VSM15N03 uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. It can be used in a wide variety of applications.

General Features


- $V_{DS} = 30V, I_D = 15A$
 $R_{DS(ON)} < 7.0m\Omega @ V_{GS} = 10V$
 $R_{DS(ON)} < 9.5m\Omega @ V_{GS} = 5V$
- High density cell design for ultra low $R_{DS(ON)}$
- Fully characterized avalanche voltage and current
- Good stability and uniformity with high E_{AS}
- Excellent package for good heat dissipation

Application

- Power switching application
- Hard switched and high frequency circuits
- Uninterruptible power supply



SOP-8



Schematic Diagram

Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VSM15N03-S8	VSM15N03	SOP-8	-	-	-

Absolute Maximum Ratings ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	30	V
Gate-Source Voltage	V_{GS}	± 20	V
Drain Current-Continuous	I_D	15	A
Drain Current-Continuous ($T_C = 100^\circ\text{C}$)	$I_D (100^\circ\text{C})$	10.6	A
Pulsed Drain Current (Note 1)	I_{DM}	60	A
Maximum Power Dissipation	P_D	3.5	W
Single pulse avalanche energy (Note 5)	E_{AS}	120	mJ
Operating Junction and Storage Temperature Range	T_J, T_{STG}	-55 To 150	$^\circ\text{C}$

Thermal Characteristic

Thermal Resistance, Junction-to-Case (Note 2)	$R_{\theta JC}$	36	$^\circ\text{C/W}$
---	-----------------	----	--------------------

Electrical Characteristics ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{GS} = 0V, I_D = 250\mu A$	30	-	-	V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 30V, V_{GS} = 0V$	-	-	1	μA


Gate-Body Leakage Current	I _{GSS}	V _{GS} =±20V, V _{DS} =0V	-	-	±100	nA
On Characteristics (Note 3)						
Gate Threshold Voltage	V _{GS(th)}	V _{DS} =V _{GS} , I _D =250μA	1	1.4	2.4	V
Drain-Source On-State Resistance	R _{DS(ON)}	V _{GS} =10V, I _D =10A	-	5.1	7.0	mΩ
		V _{GS} =4.5V, I _D =10A	-	7.3	9.5	
Forward Transconductance	g _{FS}	V _{DS} =5V, I _D =10A	20	-	-	S
Dynamic Characteristics (Note4)						
Input Capacitance	C _{iss}	V _{DS} =15V, V _{GS} =0V, F=1.0MHz	-	1400	-	PF
Output Capacitance	C _{oss}		-	205	-	PF
Reverse Transfer Capacitance	C _{rss}		-	177	-	PF
Switching Characteristics (Note 4)						
Turn-on Delay Time	t _{d(on)}	V _{DD} =5V, I _D =10A V _{GS} =10V, R _{GEN} =6Ω	-	9	-	nS
Turn-on Rise Time	t _r		-	8	-	nS
Turn-Off Delay Time	t _{d(off)}		-	28	-	nS
Turn-Off Fall Time	t _f		-	5	-	nS
Total Gate Charge	Q _g	V _{DS} =15V, I _D =10A, V _{GS} =10V	-	32.3	-	nC
Gate-Source Charge	Q _{gs}		-	4.9	-	nC
Gate-Drain Charge	Q _{gd}		-	6.9	-	nC
Drain-Source Diode Characteristics						
Diode Forward Voltage (Note 3)	V _{SD}	V _{GS} =0V, I _S =10A	-	0.85	1.2	V
Diode Forward Current (Note 2)	I _S		-	-	15	A
Reverse Recovery Time	t _{rr}	T _J = 25°C, I _F = 10A di/dt = 100A/μs (Note3)	-	-	27	nS
Reverse Recovery Charge	Q _{rr}		-	-	20	nC
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

Notes:


1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board, $t \leq 10$ sec.
3. Pulse Test: Pulse Width $\leq 300\mu s$, Duty Cycle $\leq 2\%$.
4. Guaranteed by design, not subject to production
5. EAS condition: $T_J=25^\circ C, V_{DD}=15V, V_G=10V, L=0.5mH, R_g=25\Omega$

Test Circuit


1) E_{AS} Test Circuits



2) Gate Charge Test Circuit



3) Switch Time Test Circuit



Typical Electrical and Thermal Characteristics (Curves)




Figure 1 Output Characteristics




Figure 2 Transfer Characteristics




Figure 3 Rdson- Drain Current




Figure 4 Rdson-Junction Temperature




Figure 5 Gate Charge







Figure 6 Source- Drain Diode Forward




Vds Drain-Source Voltage (V)
Figure 7 Capacitance vs Vds



T_C-Case Temperature(°C)
Figure 9 Power De-rating



Vds Drain-Source Voltage (V)
Figure 8 Safe Operation Area



T_J-Junction Temperature(°C)
Figure10 ID Current- Junction Temperature




Figure 11 Normalized Maximum Transient Thermal Impedance