

Description

The VSM13P10 uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. It can be used in a wide variety of applications. It is ESD protested.

General Features


- V_{DS} =-100V, I_{D} =-13A $R_{DS(ON)}$ <200mΩ @ V_{GS} =-10V (Typ:170mΩ)
- Super high dense cell design
- Advanced trench process technology
- Reliable and rugged
- High density celldesign for ultra low on-resistance

Application

- Power switch
- DC/DC converters



TO-252



Schematic Diagram

Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VSM13P10-T2	VSM13P10	TO-252	-	-	-

Absolute Maximum Ratings (T_c=25℃unless otherwise noted)

Parameter	Symbol	Limit	Unit	
Drain-Source Voltage	V _{DS}	-100	V	
Gate-Source Voltage	V _G s	±20	V	
Drain Current-Continuous	I _D	-13	А	
Drain Current-Continuous(T _C =100℃)	I _D (100℃)	-9.2	А	
Pulsed Drain Current	I _{DM}	-52	А	
Maximum Power Dissipation	P _D	40	W	
Derating factor		0.27	W/℃	
Single pulse avalanche energy (Note 5)	E _{AS} 110		mJ	
Operating Junction and Storage Temperature Range	T _J ,T _{STG} -55 To 175		$^{\circ}\!\mathbb{C}$	

Thermal Characteristic

Thermal Resistance, Junction-to-Case (Note 2)	R _{θJc}	3.75	°C/W
---	------------------	------	------



Electrical Characteristics (T_c=25°Cunless otherwise noted)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V I _D =-250μA	-100	-	-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =-100V,V _{GS} =0V	-	-	1	μA
Gate-Body Leakage Current	I _{GSS}	V _{GS} =±20V,V _{DS} =0V	-	-	±10	μA
On Characteristics (Note 3)						
Gate Threshold Voltage	V _{GS(th)}	V _{DS} =V _{GS} ,I _D =-250μA	-1	-1.9	-3	V
Drain-Source On-State Resistance	R _{DS(ON)}	V _{GS} =-10V, I _D =-10A	-	170	200	mΩ
Forward Transconductance	g FS	V _{DS} =-5V,I _D =-5A	12	-	-	S
Dynamic Characteristics (Note4)						
Input Capacitance	C _{lss}	\/ - 50\/\/ -0\/	-	1734	-	PF
Output Capacitance	C _{oss}	V_{DS} =-50V, V_{GS} =0V, F=1.0MHz	-	86	-	PF
Reverse Transfer Capacitance	C _{rss}	F=1.0WHZ	-	40	-	PF
Switching Characteristics (Note 4)						
Turn-on Delay Time	t _{d(on)}		-	12	-	nS
Turn-on Rise Time	t _r	V _{DD} =-50V,I _D =-10A	-	52	-	nS
Turn-Off Delay Time	t _{d(off)}	V_{GS} =-10V, R_{GEN} =9.1 Ω	-	28	-	nS
Turn-Off Fall Time	t _f		-	38	-	nS
Total Gate Charge	Qg	V _{DS} =-50V,I _D =-10A,	-	33.1	-	nC
Gate-Source Charge	Q _{gs}	V_{DS} 50V, I_{D} 10A, V_{GS} =-10V	-	4.2	-	nC
Gate-Drain Charge	Q_{gd}	V _{GS} 10V	-	7.1	-	nC
Drain-Source Diode Characteristics						
Diode Forward Voltage (Note 3)	V _{SD}	V _{GS} =0V,I _S =-10A	-	-	-1.2	V
Diode Forward Current (Note 2)	Is	-	-	-	-13	А
Reverse Recovery Time	t _{rr}	TJ = 25°C, IF =-10A	-	35	-	nS
Reverse Recovery Charge	Qrr	di/dt = 100A/µs ^(Note3)	-	46	-	nC
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				


Notes:

- 1. Repetitive Rating: Pulse width limited by maximum junction temperature.
- **2.** Surface Mounted on FR4 Board, $t \le 10$ sec.
- 3. Pulse Test: Pulse Width \leq 300 μ s, Duty Cycle \leq 2%.
- 4. Guaranteed by design, not subject to production
- **5.** E_{AS} condition: Tj=25 $^{\circ}$ C,V_{DD}=-50V,V_G=-10V,L=0.5mH,Rg=25 Ω




Test Circuit


1) E_{AS} Test Circuit



2) Gate Charge Test Circuit



3) Switch Time Test Circuit










Figure 1 Output Characteristics




Figure 2 Transfer Characteristics




Figure 3 Rdson- Drain Current




Figure 4 Rdson-JunctionTemperature

 T_J -Junction Temperature($^{\circ}$ C)




Figure 5 Gate Charge




Figure 6 Source- Drain Diode Forward






Figure 7 Capacitance vs Vds




Figure 9 Drain Current vs Case Temperature




Figure 8 Safe Operation Area




Figure 10 Power De-rating




Figure 11 Normalized Maximum Transient Thermal Impedance