

Description

The VSM70P06 uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. It can be used in a wide variety of applications.

General Features


- V_{DS} =-60V, I_{D} =-70A $R_{DS(ON)}$ <18mΩ @ V_{GS} =-10V
- High density cell design for ultra low Rdson
- Fully characterized avalanche voltage and current
- Good stability and uniformity with high E_{AS}
- Excellent package for good heat dissipation

Application

- Power switching application
- Hard switched and high frequency circuits
- Uninterruptible power supply



TO-263



Schematic Diagram

Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VSM70P06-T3	VSM70P06	TO-263	-	-	-

Absolute Maximum Ratings (T_c=25 ℃unless otherwise noted)

Parameter	Symbol	Limit	Unit	
Drain-Source Voltage	VDS	-60	V	
Gate-Source Voltage	Vgs	±20	V A	
Drain Current-Continuous	I _D	-70		
Drain Current-Continuous(T _C =100 °C)	I _D (100℃)	-49.5	Α	
Pulsed Drain Current	I _{DM}	280	Α	
Maximum Power Dissipation	P _D	200	W	
Derating factor		1.33	W/℃	
Single pulse avalanche energy (Note 5)	E _{AS}	TBD	mJ	
Operating Junction and Storage Temperature Range	T_{J}, T_{STG}	-55 To 175	°C	

Thermal Characteristic

ı	Thermal Resistance,Junction-to-Case ^(Note 2)	$R_{ heta JC}$	0.75	°C/W

Shenzhen VSEEI Semiconductor Co., Ltd

Electrical Characteristics (T_C=25°C unless otherwise noted)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Off Characteristics			•	•	•	
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V I _D =-250μA	-60	-	-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =-60V,V _{GS} =0V	-	-	1	μA
Gate-Body Leakage Current	I _{GSS}	V _{GS} =±20V,V _{DS} =0V	-	-	±100	nA
On Characteristics (Note 3)						
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS},I_{D}=-250\mu A$	-1.0	-1.75	-2.5	V
Drain-Source On-State Resistance	R _{DS(ON)}	V _{GS} =-10V, I _D =-20A	-	15.5	18	mΩ
Forward Transconductance	g FS	V _{DS} =-5V,I _D =-20A	-	TBD	-	S
Dynamic Characteristics (Note4)			•			
Input Capacitance	C _{lss}		-	3850	-	PF
Output Capacitance	Coss	V_{DS} =-30V, V_{GS} =0V, F=1.0MHz	-	249	-	PF
Reverse Transfer Capacitance	C _{rss}	r-1.0lvinz	-	194	-	PF
Switching Characteristics (Note 4)						
Turn-on Delay Time	t _{d(on)}		-	TBD	-	nS
Turn-on Rise Time	t _r	V_{DD} =-30V, I_{D} =-20A V_{GS} =-10V, R_{GEN} =3 Ω	-	TBD	-	nS
Turn-Off Delay Time	t _{d(off)}		-	TBD	-	nS
Turn-Off Fall Time	t _f		-	TBD	-	nS
Total Gate Charge	Qg	V = 20VI = 20A	-	73	-	nC
Gate-Source Charge	Q _{gs}	V_{DS} =-30V, I_{D} =-20A, V_{GS} =-10V	-	14	-	nC
Gate-Drain Charge	Q_{gd}	VGS10 V	-	18	-	nC
Drain-Source Diode Characteristics						
Diode Forward Voltage (Note 3)	V _{SD}	V _{GS} =0V,I _S =-20A	-	-	1.2	V
Diode Forward Current (Note 2)	Is		-	-	-70	Α
Reverse Recovery Time	t _{rr}	TJ = 25°C, IF = -20A	-	TBD	-	nS
Reverse Recovery Charge	Qrr	$di/dt = 100A/\mu s^{(Note3)}$	-	TBD	-	nC


Notes:

- 1. Repetitive Rating: Pulse width limited by maximum junction temperature.
- **2.** Surface Mounted on FR4 Board, $t \le 10$ sec.
- 3. Pulse Test: Pulse Width \leq 300 μ s, Duty Cycle \leq 2%.
- **4.** Guaranteed by design, not subject to production
- **5.** E_{AS} condition: Tj=25 $^{\circ}\text{C}$,V_{DD}=-30V,V_G=-10V,L=0.5mH,Rg=25 Ω




Test Circuit

1) E_{AS} Test Circuit



2) Gate Charge Test Circuit



3) Switch Time Test Circuit

