

Description

The VSM160N08 uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. It can be used in a wide variety of applications.


General Features

- $V_{DS} = 80V, I_{D} = 160A$ $R_{DS(ON)} < 4.7 \text{m}\Omega @ V_{GS} = 10V$
- High density cell design for ultra low Rdson
- Fully characterized avalanche voltage and current
- Good stability and uniformity with high E_{AS}
- Excellent package for good heat dissipation
- Special process technology for high ESD capability

Application

- Automotive applications
- Hard switched and high frequency circuits
- Uninterruptible power supply





TO-263

Schematic Diagram

Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VSM160N08-T3	VSM160N08	TO-263	-	-	-

Absolute Maximum Ratings (T_C=25 ℃unless otherwise noted)

Parameter	Symbol	Limit	Unit	
Drain-Source Voltage	V _{DS}	80	V	
Gate-Source Voltage	V _G s	±20	V	
Drain Current-Continuous	I _D	160	А	
Drain Current-Continuous(T _C =100 °C)	I _D (100°C)	113	А	
Pulsed Drain Current	I _{DM}	500	Α	
Maximum Power Dissipation	P _D	285	W	
Derating factor		1.9	W/℃	
Single pulse avalanche energy (Note 5)	E _{AS}	1936	mJ	
Operating Junction and Storage Temperature Range	T_{J}, T_{STG}	-55 To 175	$^{\circ}\!\mathbb{C}$	





Thermal Characteristic

Thermal Resistance,Junction-to-Case ^(Note 2)	R _{eJC}	0.53	°C/W	
---	------------------	------	------	--

Electrical Characteristics (T_C=25°C unless otherwise noted)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Off Characteristics		•				
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V I _D =250μA	80	88	-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =80V,V _{GS} =0V	-	-	1	μΑ
Gate-Body Leakage Current	I _{GSS}	V _{GS} =±20V,V _{DS} =0V	-	-	±100	nA
On Characteristics (Note 3)		•				
Gate Threshold Voltage	V _{GS(th)}	$V_{DS}=V_{GS}$, $I_{D}=250\mu A$	2	3	4	V
Drain-Source On-State Resistance	R _{DS(ON)}	V _{GS} =10V, I _D =20A	-	3.7	4.7	mΩ
Forward Transconductance	g FS	V _{DS} =5V,I _D =20A	60	-	-	S
Dynamic Characteristics (Note4)			•			
Input Capacitance	C _{lss}	V _{DS} =25V,V _{GS} =0V,	-	6500	-	PF
Output Capacitance	C _{oss}		-	810	-	PF
Reverse Transfer Capacitance	C _{rss}	F=1.0MHz	-	310	-	PF
Switching Characteristics (Note 4)	•		•			
Turn-on Delay Time	t _{d(on)}		-	31.5	-	nS
Turn-on Rise Time	t _r	V_{DD} =40V, I_{D} =2A, R_{L} =15 Ω V_{GS} =10V, R_{G} =2.5 Ω	-	33	-	nS
Turn-Off Delay Time	$t_{d(off)}$		-	46	-	nS
Turn-Off Fall Time	t _f		-	17.5	-	nS
Total Gate Charge	Qg	V 40V/1 00A	-	130		nC
Gate-Source Charge	Q _{gs}	$V_{DS}=40V,I_{D}=20A,$	-	36		nC
Gate-Drain Charge	Q _{gd}	V _{GS} =10V	-	46		nC
Drain-Source Diode Characteristics						
Diode Forward Voltage (Note 3)	V _{SD}	V _{GS} =0V,I _S =40A	-		1.2	V
Diode Forward Current (Note 2)	Is		-	-	160	Α
Reverse Recovery Time	t _{rr}	TJ = 25°C, IF = 20A	-	51	-	nS
Reverse Recovery Charge	Qrr	di/dt = 500A/µs ^(Note3)	-	61	-	nC
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				


Notes:

- 1. Repetitive Rating: Pulse width limited by maximum junction temperature.
- 2. Surface Mounted on FR4 Board, t ≤ 10 sec.
- 3. Pulse Test: Pulse Width ≤ 300μs, Duty Cycle ≤ 2%.
- **4.** Guaranteed by design, not subject to production
- **5.** EAS condition: Tj=25 $^{\circ}$ C,V_{DD}=40V,V_G=10V,L=0.5mH,Rg=25 Ω




Test circuit


1) E_{AS} test Circuit



2) Gate charge test Circuit



3) Switch Time Test Circuit





Typical Electrical and Thermal Characteristics (Curves)




Figure 1 Output Characteristics




Figure 2 Transfer Characteristics




Figure 3 Rdson-Drain Current




Figure 4 Rdson-JunctionTemperature




Figure 5 Gate Charge





Figure 6 Source- Drain Diode Forward






350 300 250 Power Dissipation (W) 200 150 100 50 0 0 50 75 100 125 150 175 T_J-Junction Temperature(°C)

Figure 7 Capacitance vs Vds

Figure 9 Power De-rating







Figure 8 Safe Operation Area

Figure 10 Current De-rating



Square Wave Pluse Duration(sec)

Figure 11 Normalized Maximum Transient Thermal Impedance