

## Description

The VSM110N15 uses advanced trench technology and design to provide excellent  $R_{DS(ON)}$  with low gate charge. It can be used in Automotive applications and a wide variety of other applications.

## General Features


- $V_{DSS} = 150V, I_D = 110A$   
 $R_{DS(ON)} < 13m\Omega @ V_{GS}=10V$  (Typ: 10 m $\Omega$ )
- Good stability and uniformity with high  $E_{AS}$
- Special process technology for high ESD capability
- High density cell design for ultra low  $R_{dson}$
- Fully characterized avalanche voltage and current
- Excellent package for good heat dissipation

## Application

- Automotive applications
- Hard switched and high frequency circuits
- Uninterruptible power supply



TO-247



Schematic Diagram

## Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VSM110N15-T7	VSM110N15	TO-247	-	-	-

## Absolute Maximum Ratings ( $T_C=25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	$V_{DSS}$	150	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Drain Current-Continuous	$I_D$	110	A
Drain Current-Continuous( $T_C=100^\circ\text{C}$ )	$I_D(100^\circ\text{C})$	80	A
Pulsed Drain Current	$I_{DM}$	390	A
Maximum Power Dissipation	$P_D$	385	W
Derating factor		2.57	W/ $^\circ\text{C}$
Single pulse avalanche energy (Note 3)	$E_{AS}$	1800	mJ
Peak Diode Recovery dv/dt (Note 4)	dv/dt	3	V/ns

Operating Junction and Storage Temperature Range	$T_J, T_{STG}$	-55 To 175	°C
--------------------------------------------------	----------------	------------	----

### Thermal Characteristic

Thermal Resistance, Junction-to-Case <sup>(Note 1)</sup>	$R_{\theta JC}$	0.39	°C/W
----------------------------------------------------------	-----------------	------	------

### Electrical Characteristics ( $T_C=25^{\circ}\text{C}$ unless otherwise noted)


Parameter	Symbol	Condition	Min	Typ	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV <sub>DSS</sub>	V <sub>GS</sub> =0V I <sub>D</sub> =250μA	150	160	-	V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> =150V, V <sub>GS</sub> =0V	-	-	1	μA
Gate-Body Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> =±20V, V <sub>DS</sub> =0V	-	-	±200	nA
On Characteristics						
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250μA	2	3	4	V
Drain-Source On-State Resistance	R <sub>DS(ON)</sub>	V <sub>GS</sub> =10V, I <sub>D</sub> =40A	-	10	13	mΩ
Forward Transconductance	g <sub>FS</sub>	V <sub>DS</sub> =50V, I <sub>D</sub> =40A	50	-	-	S
Dynamic Characteristics						
Input Capacitance	C <sub>iss</sub>	V <sub>DS</sub> =25V, V <sub>GS</sub> =0V, F=1.0MHz	-	16500	-	PF
Output Capacitance	C <sub>oss</sub>		-	1344	-	PF
Reverse Transfer Capacitance	C <sub>rss</sub>		-	1025	-	PF
Switching Characteristics						
Turn-on Delay Time	t <sub>d(on)</sub>	V <sub>DD</sub> =30V, I <sub>D</sub> =2A, R <sub>L</sub> =15Ω V <sub>GS</sub> =10V, R <sub>G</sub> =2.5Ω <sup>(Note2)</sup>	-	20	-	nS
Turn-on Rise Time	t <sub>r</sub>		-	130	-	nS
Turn-Off Delay Time	t <sub>d(off)</sub>		-	50	-	nS
Turn-Off Fall Time	t <sub>f</sub>		-	60	-	nS
Total Gate Charge	Q <sub>g</sub>	V <sub>DS</sub> =30V, I <sub>D</sub> =30A, V <sub>GS</sub> =10V <sup>(Note2)</sup>	-	377	-	nC
Gate-Source Charge	Q <sub>gs</sub>		-	79	-	nC
Gate-Drain Charge	Q <sub>gd</sub>		-	118	-	nC
Drain-Source Diode Characteristics						
Diode Forward Voltage	V <sub>SD</sub>	V <sub>GS</sub> =0V, I <sub>S</sub> =40A	-	-	1.2	V
Reverse Recovery Time	t <sub>rr</sub>	T <sub>J</sub> = 25°C, I <sub>F</sub> = 40A di/dt = 100A/μs <sup>(Note2)</sup>	-	60	-	nS
Reverse Recovery Charge	Q <sub>rr</sub>		-	90	-	nC
Forward Turn-On Time	t <sub>on</sub>	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

### Notes:


1. Surface Mounted on FR4 Board,  $t \leq 10$  sec.
2. Pulse Test: Pulse Width  $\leq 400\mu s$ , Duty Cycle  $\leq 2\%$ .
3. EAS condition:  $T_J=25^{\circ}\text{C}, V_{DD}=75V, V_G=10V, L=2mH, R_g=25\Omega$
4.  $I_{SD} \leq 125A, di/dt \leq 260A/\mu s, V_{DD} \leq V_{(BR)DSS}, T_J \leq 175^{\circ}\text{C}$

## Test circuit


### 1) $E_{AS}$ test Circuits




### 2) Gate charge test Circuit:




### 3) Switch Time Test Circuit:




## Typical Electrical and Thermal Characteristics




**Figure 1 Output Characteristics**




**Figure 2 Transfer Characteristics**




**Figure 3 Rdson- Drain Current**








**Figure 4 Rdson-Junction Temperature**



**Figure 5 Gate Charge**



**Figure 6 Source- Drain Diode Forward**


**Figure 7 Capacitance vs Vds**

**Figure 9 BV<sub>DSS</sub> vs Junction Temperature**

**Figure 8 Safe Operation Area**

**Figure 10 V<sub>GS(th)</sub> vs Junction Temperature**

**Figure 11 Normalized Maximum Transient Thermal Impedance**