

Description

The VSM79N15 uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. It can be used in a wide variety of applications.


General Features

- $V_{DS} = 150V, I_D = 79A$ $R_{DS(ON)} < 13mΩ @ V_{GS} = 10V$ (Typ:11mΩ)
- High density cell design for ultra low Rdson
- Fully characterized avalanche voltage and current
- Good stability and uniformity with high E_{AS}
- Excellent package for good heat dissipation
- Special process technology for high ESD capability

Application

- Power switching application
- Hard switched and high frequency circuits
- Uninterruptible power supply





Schematic Diagram

Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VSM79N15-TC	VSM79N15	TO-220C	-	-	-

Absolute Maximum Ratings (T_C=25 ℃unless otherwise noted)

Parameter	Symbol	Limit	Unit	
Drain-Source Voltage	V _{DS}	150	V	
Gate-Source Voltage	V _G s	±20	V	
Drain Current-Continuous	I _D	79	А	
Drain Current-Continuous(T _C =100℃)	I _D (100°C)	56	А	
Pulsed Drain Current	I _{DM}	320	А	
Maximum Power Dissipation	P _D	310	W	
Derating factor		2.07	W/°C	
Single pulse avalanche energy (Note 5)	E _{AS}	480	mJ	
Operating Junction and Storage Temperature Range	T _J ,T _{STG}	-55 To 175	$^{\circ}$ C	



Shenzhen VSEEI Semiconductor Co., Ltd

Thermal Characteristic

Thermal Resistance,Junction-to-Case ^(Note 2)	$R_{ heta JC}$	0.48	°C/W	
---	----------------	------	------	--

Electrical Characteristics (T_C=25°C unless otherwise noted)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Off Characteristics	·					
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V I _D =250µA	150	160	-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =150V,V _{GS} =0V	-	-	1	μA
Gate-Body Leakage Current	I _{GSS}	V _{GS} =±20V,V _{DS} =0V	-	-	±100	nA
On Characteristics (Note 3)						
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}$, $I_{D}=250\mu A$	2	3.1	4	V
Drain-Source On-State Resistance	R _{DS(ON)}	V _{GS} =10V, I _D =40A	-	11	13	mΩ
Forward Transconductance	g FS	V _{DS} =15V,I _D =40A	120	-	-	S
Dynamic Characteristics (Note4)	<u> </u>					
Input Capacitance	C _{lss}	\/ 05\/\/ 0\/	-	7200	-	PF
Output Capacitance	C _{oss}	V _{DS} =25V,V _{GS} =0V,	-	463	-	PF
Reverse Transfer Capacitance	C_{rss}	F=1.0MHz	-	352	-	PF
Switching Characteristics (Note 4)	<u> </u>					
Turn-on Delay Time	t _{d(on)}		-	40	-	nS
Turn-on Rise Time	t _r	VDD=30V,ID=2A,RL=15Ω,	-	38	-	nS
Turn-Off Delay Time	$t_{d(off)}$	RG=2.5Ω,VGS=10V	-	140	-	nS
Turn-Off Fall Time	t _f		-	60	-	nS
Total Gate Charge	Qg		-	160	-	nC
Gate-Source Charge	Q _{gs}	ID=30A,VDD=30V,VGS=10V	-	31	-	nC
Gate-Drain Charge	Q_{gd}		-	64	-	nC
Drain-Source Diode Characteristics						
Diode Forward Voltage (Note 3)	V _{SD}	V _{GS} =0V,I _S =40A	-	0.82	1.2	V
Diode Forward Current (Note 2)	Is		-	-	79	Α
Reverse Recovery Time	t _{rr}	TJ = 25°C, IF = 40A	-	42	-	nS
Reverse Recovery Charge	Qrr	di/dt = 100A/µs ^(Note3)	-	69	-	nC
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				

Notes:

- 1. Repetitive Rating: Pulse width limited by maximum junction temperature.
- **2.** Surface Mounted on FR4 Board, $t \le 10$ sec.
- 3. Pulse Test: Pulse Width ≤ 300µs, Duty Cycle ≤ 2%.
- **4.** Guaranteed by design, not subject to production
- 5. E_{AS} condition : Tj=25 $^{\circ}$ C,V_{DD}=50V,V_G=10V,L=0.5mH,Rg=25 $^{\circ}$




Test Circuit


1) E_{AS} test Circuit



2) Gate charge test Circuit



3) Switch Time Test Circuit





Typical Electrical and Thermal Characteristics (Curves)




Figure 1 Output Characteristics




Figure 2 Transfer Characteristics




Figure 3 Rdson- Drain Current




Figure 4 Rdson-JunctionTemperature




Figure 5 Gate Charge




Figure 6 Source- Drain Diode Forward






Figure 7 Capacitance vs Vds




Figure 8 Safe Operation Area




Figure 9 BV_{DSS} vs Junction Temperature




Figure 10 V_{GS(th)} vs Junction Temperature




Figure 11 Normalized Maximum Transient Thermal Impedance