

Description

The VSM57N10 uses advanced trench technology and design to provide excellent $R_{DS(ON)}$ with low gate charge. It can be used in a wide variety of applications.


General Features

- $V_{DS} = 100V, I_D = 57A$ $R_{DS(ON)} < 16mΩ @ V_{GS} = 10V$ (Typ:12mΩ)
- Special process technology for high ESD capability
- High density cell design for ultra low Rdson
- Fully characterized avalanche voltage and current
- Good stability and uniformity with high E_{AS}
- Excellent package for good heat dissipation

Application

- Power switching application
- Hard switched and high frequency circuits
- Uninterruptible power supply





TO-252

Schematic Diagram

Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VSM57N10-T2	VSM57N10	TO-252	Ø330mm	12mm	2500 units

Absolute Maximum Ratings (T_c=25℃unless otherwise noted)

Parameter	Symbol	Limit	Unit	
Drain-Source Voltage	V _{DS}	100	V	
Gate-Source Voltage	V _G s	±20	V	
Drain Current-Continuous	I _D	57	А	
Drain Current-Continuous(T _C =100 °C)	I _D (100℃)	40	А	
Pulsed Drain Current	I _{DM}	190	А	
Maximum Power Dissipation	P _D	170	W	
Derating factor		1.13	W/℃	
Single pulse avalanche energy (Note 5)	E _{AS}	342	mJ	
Operating Junction and Storage Temperature Range	T_{J}, T_{STG}	-55 To 175	°C	



Shenzhen VSEEI Semiconductor Co., Ltd

Thermal Characteristic

Thermal Resistance,Junction-to-Case ^(Note 2)	R ₀ JC	0.88	°C/W	
---	-------------------	------	------	--

Electrical Characteristics (T_C=25°C unless otherwise noted)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Off Characteristics	·	•				
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V I _D =250µA	100	110	-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =100V,V _{GS} =0V	-	-	1	μΑ
Gate-Body Leakage Current	I _{GSS}	V _{GS} =±20V,V _{DS} =0V	-	-	±100	nA
On Characteristics (Note 3)	•		•			
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}$, $I_{D}=250\mu A$	0.8	1.2	1.8	V
Drain-Source On-State Resistance	R _{DS(ON)}	V _{GS} =10V, I _D =20A	-	12	16	mΩ
Forward Transconductance	g Fs	V _{DS} =25V,I _D =20A	32	-	-	S
Dynamic Characteristics (Note4)	•		•			
Input Capacitance	C _{lss}	V _{DS} =50V,V _{GS} =0V,	-	4118	-	PF
Output Capacitance	C _{oss}		-	210	-	PF
Reverse Transfer Capacitance	C _{rss}	F=1.0MHz	-	169	-	PF
Switching Characteristics (Note 4)	•		•			
Turn-on Delay Time	t _{d(on)}		-	12	-	nS
Turn-on Rise Time	t _r	V_{DD} =50V, I_{D} =20A V_{GS} =10V, R_{GEN} =2.5 Ω	-	55	-	nS
Turn-Off Delay Time	t _{d(off)}		-	45	-	nS
Turn-Off Fall Time	t _f		-	47	-	nS
Total Gate Charge	Qg	- V _{DS} =50V,I _D =20A,	-	111	-	nC
Gate-Source Charge	Q _{gs}		-	11.5	-	nC
Gate-Drain Charge	Q _{gd}	V _{GS} =10V	-	24	-	nC
Drain-Source Diode Characteristics	•		•			
Diode Forward Voltage (Note 3)	V_{SD}	V _{GS} =0V,I _S =20A	-	0.85	1.2	V
Diode Forward Current (Note 2)	Is		-	-	57	Α
Reverse Recovery Time	t _{rr}	TJ = 25°C, IF = 20A	-	36	-	nS
Reverse Recovery Charge	Qrr	di/dt = 100A/µs ^(Note3)	-	56	-	nC
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dominated by LS+LD)				


Notes:

- 1. Repetitive Rating: Pulse width limited by maximum junction temperature.
- 2. Surface Mounted on FR4 Board, t ≤ 10 sec.
- 3. Pulse Test: Pulse Width ≤ 300µs, Duty Cycle ≤ 2%.
- 4. Guaranteed by design, not subject to production
- **5.** EAS condition: Tj=25 $^{\circ}$ C,V_{DD}=50V,V_G=10V,L=0.5mH,Rg=25 Ω




Test Circuit


1) E_{AS} test Circuit



2) Gate charge test Circuit



3) Switch Time Test Circuit





Typical Electrical and Thermal Characteristics (Curves)




Figure 1 Output Characteristics




Figure 2 Transfer Characteristics




Figure 3 Rdson- Drain Current




Figure 4 Rdson-JunctionTemperature




Figure 5 Gate Charge





Figure 6 Source- Drain Diode Forward









Figure 7 Capacitance vs Vds

Figure 9 I_D Current De-rating






Figure 8 Safe Operation Area

Figure 10 Power De-rating




Figure 11 Normalized Maximum Transient Thermal Impedance