

Description

The VST08N072 uses **Super Trench** technology that is uniquely optimized to provide the most efficient high frequency switching performance. Both conduction and switching power losses are minimized due to an extremely low combination of $R_{\text{DS(ON)}}$ and Q_g . This device is ideal for high-frequency switching and synchronous rectification.


General Features

- V_{DS} =85V, I_D =70A $R_{DS(ON)}$ =7.2m Ω (typical) @ V_{GS} =10V
- Excellent gate charge x R_{DS(on)} product(FOM)
- Very low on-resistance R_{DS(on)}
- 175 °C operating temperature
- Pb-free lead plating
- 100% UIS tested

Application

- DC/DC Converter
- Ideal for high-frequency switching and synchronous rectification





TO-252

Schematic Diagram

Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
VST08N072-T2	VST08N072	TO-252	-	-	-

Absolute Maximum Ratings (Tc=25℃unless otherwise noted)

Parameter	Symbol	Limit	Unit	
Drain-Source Voltage	V _{DS}	85	V	
Gate-Source Voltage	V _{GS} ±20		V	
Drain Current-Continuous	I _D	70	А	
Drain Current-Continuous(T _C =100℃)	I _D (100℃) 49.5		А	
Pulsed Drain Current	I _{DM}	280	Α	
Maximum Power Dissipation	P _D 105		W	
Derating factor		0.7	W/℃	
Single pulse avalanche energy (Note 5)	E _{AS}	250	mJ	
Operating Junction and Storage Temperature Range	T_{J}, T_{STG}	-55 To 175	$^{\circ}\!\mathbb{C}$	

Thermal Characteristic

Thermal Resistance,Junction-to-Case ^(Note 2)	R ₀ JC	1.43	°C/W
---	-------------------	------	------



Electrical Characteristics (T_C=25 ℃ unless otherwise noted)

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Off Characteristics						
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V I _D =250μA	85		-	V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =85V,V _{GS} =0V	-	-	1	μA
Gate-Body Leakage Current	I _{GSS}	V _{GS} =±20V,V _{DS} =0V	-	-	±100	nA
On Characteristics (Note 3)						
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS},I_{D}=250\mu A$	2	3	4	V
Drain-Source On-State Resistance	R _{DS(ON)}	V _{GS} =10V, I _D =35A	-	7.2	8.4	mΩ
Forward Transconductance	g FS	V _{DS} =5V,I _D =35A	-	45	-	S
Dynamic Characteristics (Note4)			•			
Input Capacitance	C _{lss}	\/ -40\/\/ -0\/	-	2338	-	PF
Output Capacitance	C _{oss}	V_{DS} =40V, V_{GS} =0V, F=1.0MHz	-	388	-	PF
Reverse Transfer Capacitance	C _{rss}	F-1.UIVIDZ	-	23	-	PF
Switching Characteristics (Note 4)						
Turn-on Delay Time	t _{d(on)}		-	13	-	nS
Turn-on Rise Time	t _r	V_{DD} =40 V , I_D =35 A	-	8.5	-	nS
Turn-Off Delay Time	t _{d(off)}	V_{GS} =10 V , R_{G} =4.7 Ω	-	29	-	nS
Turn-Off Fall Time	t _f		-	4	-	nS
Total Gate Charge	Q_g	\/ -40\/ -254	-	35.9		nC
Gate-Source Charge	Q _{gs}	V_{DS} =40V, I_D =35A, V_{GS} =10V	-	12.9		nC
Gate-Drain Charge	Q_{gd}	V _{GS} -10V	-	7.1		nC
Drain-Source Diode Characteristics						
Diode Forward Voltage (Note 3)	V _{SD}	V _{GS} =0V,I _S =70A	-		1.2	V
Diode Forward Current (Note 2)	Is		-	-	70	Α
Reverse Recovery Time	t _{rr}	$T_J = 25^{\circ}C, I_F = I_S$	-	78		nS
Reverse Recovery Charge	Qrr	$di/dt = 100A/\mu s^{(Note3)}$	-	149		nC


Notes:

- 1. Repetitive Rating: Pulse width limited by maximum junction temperature.
- 2. Surface Mounted on FR4 Board, t ≤ 10 sec.
- 3. Pulse Test: Pulse Width ≤ 300µs, Duty Cycle ≤ 2%.
- 4. Guaranteed by design, not subject to production
- 5. EAS condition : Tj=25 $^{\circ}\text{C}$,VDD=40V,VG=10V,L=0.5mH,Rg=25 Ω




Test Circuit


1) E_{AS} test Circuit



2) Gate charge test Circuit



3) Switch Time Test Circuit





Typical Electrical and Thermal Characteristics




Figure 1 Output Characteristics




Figure 2 Transfer Characteristics




Figure 3 Rdson-Drain Current




Figure 4 Rdson-JunctionTemperature




Figure 5 Gate Charge




Figure 6 Source- Drain Diode Forward






Figure 7 Capacitance vs Vds




Figure 9 Power De-rating




Figure 8 Safe Operation Area




Figure 10 Current De-rating




Figure 11 Normalized Maximum Transient Thermal Impedance