

Description

These N-Channel enhancement mode power field effect transistors are using trench DMOS technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and with stand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency fast switching applications.

Features

- $40V,47A,R_{DS(ON).max}=12m\Omega@V_{GS}=10V$
- Improved dv/dt capability
- Fast switching
- ♦ 100% EAS Guaranteed
- Green device available


Applications

- Motor Drives
- ♦ UPS
- ◆ DC-DC Converter

Product Summary

 $\begin{array}{ll} V_{DSS} & 40V \\ R_{DS(on).max} @ V_{GS} {=} 10V & 12 m\Omega \\ I_D & 47A \end{array}$

Pin Configuration



Absolute Maximum Ratings Tc = 25°C unless otherwise noted

Parameter	Symbol	Value	Unit	
Drain-Source Voltage	V _{DSS}	40	V	
Continuous drain current (T _C = 25°C)	1	47	Α	
Continuous drain current (T _C = 100°C)	- I _D	30	A	
Pulsed drain current ¹⁾	Ірм	188	A	
Gate-Source voltage	V _{GSS}	±20	V	
Avalanche energy ²⁾	E _{AS}	42	mJ	
Power Dissipation (T _C = 25°C)	P _D	54	W	
Storage Temperature Range	T _{STG}	-55 to +150	°C	
Operating Junction Temperature Range	T₃	-55 to +150	°C	

Thermal Characteristics

Parameter	Symbol	Value	Unit
Thermal Resistance, Junction-to-Case	Rejc	2.3	°C/W



Package Marking and Ordering Information

Device	Device Package	Marking
VSM47N04-T2	TO-252	VSM47N04-T2
VSM47N04-T1	TO-251	VSM47N04-T1

Electrical Characteristics T_J = 25°C unless otherwise noted

Electrical Characteristics	1	T _J = 25°C unless otherwise noted					
Parameter	Symbol	Test Condition	Min.	Тур.	Max.	Unit	
Static characteristics							
Drain-source breakdown voltage	BV _{DSS}	V _{GS} =0 V, I _D =250uA	40			V	
Gate threshold voltage	$V_{GS(th)}$	V _{DS} =V _{GS} , I _D =250uA	1.0		2.0	V	
Drain-source leakage current	I _{DSS}	V _{DS} =40 V, V _{GS} =0 V, T _J = 25°C			1	μA	
		V _{DS} =32 V, V _{GS} =0 V, T _J = 125°C			10	μA	
Gate leakage current, Forward	I _{GSSF}	V _{GS} =20 V, V _{DS} =0 V			100	nA	
Gate leakage current, Reverse	I _{GSSR}	V _{GS} =-20 V, V _{DS} =0 V			-100	nA	
Dunin course ou state assistence		V _{GS} =10 V, I _D =20 A		9.2	12	mΩ	
Drain-source on-state resistance	R _{DS(on)}	V _{GS} =4.5 V, I _D =10 A		11.8	16	mΩ	
Forward transconductance	g fs	V _{DS} =5 V , I _D =20A		49		S	
Dynamic characteristics							
Input capacitance	C _{iss}	V 00 V V 0 V		1287		pF	
Output capacitance	Coss	V _{DS} = 20 V, V _{GS} = 0 V, F = 1MHz		165			
Reverse transfer capacitance	Crss	- F - IWIDZ		120			
Turn-on delay time	t _{d(on)}			14.8		ns	
Rise time	t _r	\ \ - 20\\\\ -10\\\ \ \ -10 \		18.7			
Turn-off delay time	t _{d(off)}	V _{DD} = 20V,V _{GS} =10V, I _D =10 A		73.5			
Fall time	t _f			2.5			
Gate resistance	Rg	V _{GS} =0V, V _{DS} =0V, F=1MHz		4.2		Ω	
Gate charge characteristics							
Gate to source charge	Q _{gs}			6			
Gate to drain charge	Q _{gd}	V _{DS} =20V, I _D =10A, V _{GS} = 10V		3.2		nC	
Gate charge total	Qg			24.2			
Drain-Source diode characteristi	cs and Maxii	num Ratings		1	-		
Continuous Source Current	Is				47	А	
Pulsed Source Current ³⁾	I _{SM}]			188	А	
Diode Forward Voltage	V _{SD}	V _{GS} =0V, I _S =10A, T _J =25°C			1.2	V	
Reverse Recovery Time	t _{rr}	I _S =10A,di/dt=100A/us, T _J =25℃		18.2		ns	
Reverse Recovery Charge	Qrr			5.5		nC	

Notes

- 1: Repetitive Rating: Pulse width limited by maximum junction temperature.
- 2: V_{DD} =20V, V_{GS} =10V, L=0.5mH, I_{AS} =13A, R_G =25 Ω , Starting T_J =25 $^{\circ}$ C.
- 3: Pulse Test: Pulse Width $\leq 300 \, \mu \, \text{s}$, Duty Cycle $\leq 2\%$.



Electrical Characteristics Diagrams

Figure 1. Typ. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance Characteristics




Figure 4. Gate Charge Waveform




Figure 5. Body-Diode Characteristics





Figure 6. Rdson-Drain Current








Figure 8. Maximum Safe Operating Area






Figure 6. Normalized Maximum Transient Thermal Impedance (RthJC)





Test Circuit & Waveform

Figure 8. Gate Charge Test Circuit & Waveform







Figure 9. Resistive Switching Test Circuit & Waveforms







Figure 10. Unclamped Inductive Switching (UIS) Test Circuit & Waveform






Figure 11. Diode Recovery Circuit & Waveform

