

Description

These N-Channel enhancement mode power field effect transistors are using trench DMOS technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and with stand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency fast switching applications.

Features

- 40V, 39A, $R_{DS(ON).max}$ =16.5m Ω @ V_{GS} =10V
- Improved dv/dt capability
- Fast switching
- Green device available


Applications

- Motor Drives
- UPS
- ♦ DC-DC Converter

Product Summary

 $\begin{array}{ll} V_{DSS} & 40V \\ R_{DS(on).max} @\ V_{GS} = 10V & 16.5 m\Omega \\ I_D & 39A \end{array}$

Pin Configuration



Absolute Maximum Ratings T_A = 25°C unless otherwise noted

Parameter	Symbol	Value	Unit
Drain-Source Voltage	V _{DSS}	40	V
Continuous drain current (T _C = 25°C)		39	А
Continuous drain current (Tc = 100°C)	l _D	24.5	А
Pulsed drain current ¹⁾	І	156	А
Gate-Source voltage	V_{GSS}	±20	V
Power Dissipation (T _C = 25°C)	P _D	37	W
Avalanche energy ²⁾	Eas	27.5	mJ
Storage Temperature Range	T _{STG}	-55 to +150	°C
Operating Junction Temperature Range	TJ	-55 to +150	°C

Thermal Characteristics

Parameter	Symbol	Value	Unit
Thermal Resistance, Junction-to-Case	Rejc	3.4	°C/W



Package Marking and Ordering Information

Device	Device Package	Marking
VSM39N04-T1	TO-251	VSM39N04-T1
VSM39N04-T2	TO-252	VSM39N04-T2

Electrical Characteristics T_J = 25°C unless otherwise noted

IPOCTIFICAL CHARACTERISTICS T _J = 25°C unless otherwise noted						
Parameter	Symbol	Test Condition	Min.	Тур.	Max.	Unit
Static characteristics						
Drain-source breakdown voltage	BV _{DSS}	V _{GS} =0 V, I _D =250uA	40			V
Gate threshold voltage	V _{GS(th)}	V _{DS} =V _{GS} , I _D =250uA	1.0	1.5	2.0	V
Drain-source leakage current	loss	V _{DS} =40 V, V _{GS} =0 V, T _J = 25°C			1	μΑ
		V _{DS} =32 V, V _{GS} =0 V, T _J = 125°C			10	μА
Gate leakage current, Forward	I _{GSSF}	V _{GS} =20 V, V _{DS} =0V			100	nA
Gate leakage current, Reverse	I _{GSSR}	V _{GS} =-20 V, V _{DS} =0V			-100	nA
Drain aguras en etata registance	Б	V _{GS} =10 V, I _D =10A		14.5	16.5	mΩ
Drain-source on-state resistance	R _{DS(on)}	V _{GS} =4.5 V, I _D =5A		19.5	23	mΩ
Forward transconductance	g _{fs}	V _{DS} =5 V , I _D =10A		35		S
Dynamic characteristics						
Input capacitance	C _{iss}			1061		pF
Output capacitance	Coss	V _{DS} = 20 V, V _{GS} = 0 V, F = 1MHz		127		
Reverse transfer capacitance	C _{rss}			102		
Turn-on delay time	t _{d(on)}			12.3		ns
Rise time	t _r	\		18.6		
Turn-off delay time	t _{d(off)}	$V_{DD} = 20V, V_{GS} = 10V, I_D = 20A$		47.2		
Fall time	t _f			16.3		
Gate charge characteristics						
Gate to source charge	Qgs			7.2		
Gate to drain charge	Q _{gd}	V _{DS} =20V, I _D =20A,		4.3		nC
Gate charge total	Qg	- V _{GS} = 10 V		24		1
Drain-Source diode characteristic	s and Maxi	mum Ratings		'		'
Continuous Source Current	Is				39	А
Pulsed Source Current	I _{SM}]			156	А
Diode Forward Voltage ²⁾	V _{SD}	V _{GS} =0V, I _S =10A, T _J =25℃			1.2	V
Reverse Recovery Time	t _{rr}	Is=20A,di/dt=100A/us, Tյ=25℃		32		ns
Reverse Recovery Charge	Qrr			24		nC
	1	1		1	L	1

Notes:

- 1: Repetitive Rating: Pulse width limited by maximum junction temperature.
- 2: V_{DD} =20V, V_{GS} =10V, L=0.5mH, I_{AS} =10.5A, R_G =25 Ω , Starting T_J =25 $^{\circ}$ C.
- 3: Pulse Test: Pulse Width $\leq 300 \, \mu \, \text{s}$, Duty Cycle $\leq 2\%$.



Electrical Characteristics Diagrams

Figure 1. Typ. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance Characteristics




Figure 4. Gate Charge Waveform




Figure 5. Body-Diode Characteristics





Figure 6. Rdson-Drain Current









Figure 9. Normalized Maximum Transient Thermal Impedance (RthJA)




90%



Test Circuit & Waveform

Figure 8. Gate Charge Test Circuit & Waveform






Figure 9. Resistive Switching Test Circuit & Waveforms




Figure 10. Unclamped Inductive Switching (UIS) Test Circuit & Waveform




Figure 11. Diode Recovery Circuit & Waveform

