

Description

These N-Channel enhancement mode power field effect transistors are using trench DMOS technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and with stand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency fast switching applications.

Features

- $30V,120A,R_{DS(on).max}=3.1m\Omega@V_{GS}=10V$
- Improved dv/dt capability
- Fast switching
- ♦ 100% EAS Guaranteed
- ♦ Green device available

Applications

- Motor Drives
- ◆ UPS
- ♦ DC-DC Converter


Product Summary

 $\begin{array}{ll} V_{DSS} & 30V \\ R_{DS(on).max} @\ V_{GS} = 10V & 3.1 m\Omega \\ I_D & 120A \end{array}$

Pin Configuration







Schematic

Absolute Maximum Ratings Tc = 25°C unless otherwise noted

Parameter	Symbol	Value	Unit
Drain-Source Voltage	V _{DSS}	30	V
Continuous drain current (T _C = 25°C) ¹⁾		120	A
Continuous drain current (T _C = 100°C) ¹⁾	ID	82	A
Pulsed drain current ²⁾	І _{DM}	480	A
Gate-Source voltage	V _{GSS}	±20	V
Avalanche energy ³⁾	Eas	540	mJ
Power Dissipation (T _C = 25000 C C TO-220	Б	150	W
Power Dissipation (T _C = 25000 C C TO-220F	P _D	52	W
Storage Temperature Range	T _{STG}	-55 to +150	°C
Operating Junction Temperature Range	TJ	-55 to +150	°C

Thermal Characteristics

Parameter	Symbol	Value	Unit	
Thermal Resistance, Junction-to-Case C C TO-220	D	0.83	°C/W	
Thermal Resistance, Junction-to-Case C C TO-220F	─ R _{θJC}	2.4	°C/W	
Thermal Resistance, Junction-to-Amb@ct C C TO-220	D.	62	°C/W	
Thermal Resistance, Junction-to-Amb@@CCCTO-220F	─ R _{θJA}	79	°C/W	



Package Marking and Ordering Information

Device	Device Package	Marking
VSM120N03-TF	TO-220F	VSM120N03-TF
VSM120N03-TC	TO-220C	VSM120N03-TC

Electrical Characteristics T_J = 25°C unless otherwise noted

Parameter	Symbol	Test Condition	Min.	Тур.	Max.	Unit
Static characteristics						
Drain-source breakdown voltage	BV _{DSS}	V _{GS} =0 V, I _D =250uA	30			V
Gate threshold voltage	V _{GS(th)}	V _{DS} =V _{GS} , I _D =250uA	1.1		2.1	V
Drain-source leakage current I _D		V _{DS} =30 V, V _{GS} =0 V, T _J = 25°C			1	μΑ
	I _{DSS}	V _{DS} =30 V, V _{GS} =0 V, T _J = 125°C			5	μΑ
Gate leakage current, Forward	I _{GSSF}	V _{GS} =20 V, V _{DS} =0 V			100	nA
Gate leakage current, Reverse	I _{GSSR}	V _{GS} =-20 V, V _{DS} =0 V			-100	nA
Design as a second of the seco		V _{GS} =10 V, I _D =30 A		1.8	3.1	mΩ
Drain-source on-state resistance	R _{DS(on)}	V _{GS} =4.5 V, I _D =15 A		2.4	4.5	mΩ
Forward transconductance	g _{fs}	V _{DS} =5 V , I _D =50A	26			S
Dynamic characteristics						
Input capacitance	Ciss			8430		pF
Output capacitance	Coss	$V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V},$		930		
Reverse transfer capacitance	C _{rss}	F = 1MHz		879		
Turn-on delay time	t _{d(on)}			15		ns
Rise time	tr	V 00VV 40V 1 00 A		17		
Turn-off delay time	t _{d(off)}	$-V_{DD} = 30V, V_{GS} = 10V, I_D = 20 A$		52		
Fall time	t _f			23		
Gate resistance	Rg	V _{GS} =0V, V _{DS} =0V, F=1MHz		1.67		Ω
Gate charge characteristics				•		
Gate to source charge	Q _{gs}			23		
Gate to drain charge	Q_{gd}	V _{DS} =20 V, I _D =20A, V _{GS} =10 V		25		nC
Gate charge total	Qg			146		
Drain-Source diode characteris	stics and Maxi	mum Ratings				
Continuous Source Current	Is				120	А
Pulsed Source Current ⁴⁾	Ism]			480	А
Diode Forward Voltage	V _{SD}	V _{GS} =0V, I _S =50A, T _J =25℃			1.2	V
Reverse Recovery Time	t _{rr}			117		ns
Reverse Recovery Charge	Qrr	ls=20A, di/dt=60A/us, Tյ=25℃		30		nC

Notes:

- 1: The maximum junction current rating is package limited.
- 2: Repetitive Rating: Pulse width limited by maximum junction temperature.
- 3: V_{DD} =25V, V_{GS} =10V, L=0.1mH, I_{AS} =104A, R_{G} =25 Ω , Starting T_{J} =25 $^{\circ}$ C.
- 4: Pulse Test: Pulse Width $\leq 300 \,\mu$ s, Duty Cycle $\leq 2\%$.



Electrical Characteristics Diagrams

Figure 1. Typ. Output Characteristics




Figure 3. Capacitance Characteristics




Figure 5. Body-Diode Characteristics




Figure 2. Transfer Characteristics




Figure 4. Gate Charge Waveform




Figure 6.Maximum Safe Operating Area






Figure 6. Normalized Maximum Transient Thermal Impedance (RthJC)





Figure 7. Normalized Maximum Transient Thermal Impedance (RthJA)




v1.2 Page 4 http://www.vseei.com/



Test Circuit & Waveform

Figure 8. Gate Charge Test Circuit & Waveform







Figure 9. Resistive Switching Test Circuit & Waveforms







Figure 10. Unclamped Inductive Switching (UIS) Test Circuit & Waveform






Figure 11. Diode Recovery Circuit & Waveform

