

#### **Description**

#### **Features**

- 30V, 13A
  - $R_{DS(ON)}$  < 12m $\Omega$  @  $V_{GS}$  = 10V
  - $R_{DS(ON)} < 18m\Omega$  @  $V_{GS} = 4.5V$
- Advanced Trench Technology
- Provide Excellent R<sub>DS(ON)</sub> and Low Gate Charge
- Lead free product is acquired

#### **Application**

- Load Switch
- PWM Application
- Power management

100% UIS 100% ΔVds





# Schematic Diagram

### **Package Marking and Ordering Information**

Device Marking	Device	OUTLINE	Device Package	Reel Size	Reel (PCS)	Per Carton (PCS)
VSM13N03-S8	VSM13N03	TAPING	SOP-8	13inch	4000	48000

### **Absolute Maximum Ratings** (T<sub>A</sub>=25°C unless otherwise specified)

Symbol	Parameter		Max.	Units
V <sub>DSS</sub>	Drain-Source Voltage		30	V
V <sub>GSS</sub>	Gate-Source Voltage		±20	V
I <sub>D</sub>	Continuous Drain Current	T <sub>A</sub> = 25℃	13	Α
		T <sub>A</sub> = 100℃	8.5	Α
$I_{DM}$	Pulsed Drain Current note1		52	Α
E <sub>AS</sub>	Single Pulsed Avalanche Energy note2		33	mJ
$P_D$	Power Dissipation	T <sub>A</sub> = 25℃	3.5	W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient		35.7	°C/W
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Temperature Range		-55 to +150	$^{\circ}$



## **Electrical Characteristics** (T<sub>J</sub>=25°C unless otherwise specified)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Units			
Off Characteristic									
V <sub>(BR)DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V, I <sub>D</sub> =250µA	30	-	-	V			
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> =30V, V <sub>GS</sub> =0V,	-	-	1.0	μA			
I <sub>GSS</sub>	Gate to Body Leakage Current	V <sub>DS</sub> =0V, V <sub>GS</sub> =±20V	-	-	±100	nA			
On Characteristics									
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$ , $I_{D}=250\mu A$	1.0	1.5	2.5	V			
	Static Drain-Source on-Resistance	V <sub>GS</sub> =10V, I <sub>D</sub> =13A	-	8.8	12				
$R_{DS(on)}$	note3	V <sub>GS</sub> =4.5V, I <sub>D</sub> =10A	-	13	18	mΩ			
Dynamic Characteristics									
$C_{iss}$	Input Capacitance	\/ -45\/ \/ -0\/	-	1011	-	pF			
Coss	Output Capacitance	V <sub>DS</sub> =15V, V <sub>GS</sub> =0V,	-	142	-	pF			
C <sub>rss</sub>	Reverse Transfer Capacitance	f=1.0MHz	-	119	-	pF			
Qg	Total Gate Charge	\/ 45\/ L 0A	-	19	-	nC			
Q <sub>gs</sub>	Gate-Source Charge	$V_{DS}$ =15V, $I_{D}$ =6A, $V_{GS}$ =10V	-	6.3	-	nC			
$Q_{gd}$	Gate-Drain("Miller") Charge	VGS-10V	-	4.5	-	nC			
Switching	Characteristics								
$t_{d(on)}$	Turn-on Delay Time	45)/	-	6	-	ns			
t <sub>r</sub>	Turn-on Rise Time	V <sub>DS</sub> =15V,	-	5	-	ns			
t <sub>d(off)</sub>	Turn-off Delay Time	$I_D=13A$ , $R_{GEN}=3\Omega$ ,	-	25	-	ns			
t <sub>f</sub>	Turn-off Fall Time	V <sub>GS</sub> =10V	-	7	-	ns			
Drain-Sou	rce Diode Characteristics and Maxim	um Ratings							
	Maximum Continuous Drain to Source Diode Forward Current			-	13	А			
Is									
I <sub>SM</sub>	Maximum Pulsed Drain to Source Diode Forward Current			-	52	Α			
$V_{SD}$	Drain to Source Diode Forward	V <sub>GS</sub> =0V, I <sub>S</sub> =13A			1.2	V			
	Voltage	VGS-UV, IS-13A	-	-	1.2	V			
trr	Body Diode Reverse Recovery Time  Body Diode Reverse Recovery  I <sub>F</sub> =13A,dI/dt=100A/µs		-	7	-	ns			
Qrr			_	6.3	_	nC			
	Charge		_	0.0	_	110			

Notes:1. Repetitive Rating: Pulse Width Limited by Maximum Junction Temperature

- 2. EAS condition: TJ=25  $^{\circ}\mathrm{C}$  , VGs=15V, RG=25 $\Omega$ , L=0.5mH, IAs=11.5A
- 3. Pulse Test: Pulse Width≤300µs, Duty Cycle≤0.5%



## **Typical Performance Characteristics**

Figure1: Output Characteristics




Figure 3:On-resistance vs. Drain Current




Figure 5: Gate Charge Characteristics




Figure 2: Typical Transfer Characteristics




Figure 4: Body Diode Characteristics





Figure 6: Capacitance Characteristics





**Figure 7:** Normalized Breakdown Voltage vs. Junction Temperature







Figure 9: Maximum Safe Operating Area




**Figure.11:** Maximum Effective Transient Thermal Impedance, Junction-to-Ambient



**Figure 8:** Normalized on Resistance vs. Junction Temperature



**Figure 10:** Maximum Continuous Drain Current vs. Ambient Temperature





#### **Test Circuit**




Figure1:Gate Charge Test Circuit & Waveform




Figure 2: Resistive Switching Test Circuit & Waveforms




Figure 3:Unclamped Inductive Switching Test Circuit & Waveforms