

**Features**

- 650V, 7A  
 $R_{DS(ON)} < 1.35\Omega @ V_{GS} = 10V$
- Fast Switching
- Improved dv/dt Capability


**Application**

- Load Switch
- PWM Application
- Power management

100% UIS  
100%  $\Delta V_{ds}$



TO-252



Schematic Diagram

**Package Marking and Ordering Information**

Device Marking	Device	OUTLINE	Device Package	Reel Size	Reel (PCS)	Per Carton (PCS)
VSM7N65-T2	VSM7N65	TAPING	TO-252	13inch	2500	25000

**Absolute Maximum Ratings** ( $T_C=25^\circ\text{C}$  unless otherwise specified)

Symbol	Parameter		Max.	Units
$V_{DSS}$	Drain-Source Voltage		650	V
$V_{GSS}$	Gate-Source Voltage		$\pm 30$	V
$I_D$	Continuous Drain Current	$T_C = 25^\circ\text{C}$	7	A
		$T_C = 100^\circ\text{C}$	4.5	A
$I_{DM}$	Pulsed Drain Current <sup>note1</sup>		28	A
$E_{AS}$	Single Pulsed Avalanche Energy <sup>note2</sup>		198	mJ
$P_D$	Power Dissipation	$T_C = 25^\circ\text{C}$	63	W
$R_{\theta JC}$	Thermal Resistance, Junction to Case		1.98	$^\circ\text{C/W}$
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient		62.5	$^\circ\text{C/W}$
$T_J, T_{STG}$	Operating and Storage Temperature Range		-55 to +150	$^\circ\text{C}$

**Electrical Characteristics** ( $T_J=25^{\circ}\text{C}$  unless otherwise specified)







Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Units
Off Characteristic						
V <sub>(BR)DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> = 0V, I <sub>D</sub> = 250μA	650	-	-	V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 650V, V <sub>GS</sub> = 0V, T <sub>J</sub> = 25℃	-	-	1	μA
I <sub>GSS</sub>	Gate to Body Leakage Current	V <sub>GS</sub> = ±30V	-	-	±100	nA
On Characteristics						
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> = 250μA	2	-	4	V
R <sub>DS(on)</sub>	Static Drain-Source On-Resistance <small>note3</small>	V <sub>GS</sub> = 10V, I <sub>D</sub> = 3.5A	-	1.15	1.35	Ω
Dynamic Characteristics						
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> = 25V, V <sub>GS</sub> = 0V, f = 1.0MHz	-	1148	-	pF
C <sub>oss</sub>	Output Capacitance		-	106	-	pF
C <sub>rss</sub>	Reverse Transfer Capacitance		-	12	-	pF
Q <sub>g</sub>	Total Gate Charge	V <sub>DS</sub> =520V, I <sub>D</sub> =7A, V <sub>GS</sub> = 10V	-	22	-	nC
Q <sub>gs</sub>	Gate-Source Charge		-	4.3	-	nC
Q <sub>gd</sub>	Gate-Drain(“Miller”) Charge		-	13	-	nC
Switching Characteristics						
t <sub>d(on)</sub>	Turn-On Delay Time	V <sub>DD</sub> = 325V, I <sub>D</sub> =7A, R <sub>G</sub> = 25Ω	-	15	-	ns
t <sub>r</sub>	Turn-On Rise Time		-	18	-	ns
t <sub>d(off)</sub>	Turn-Off Delay Time		-	80	-	ns
t <sub>f</sub>	Turn-Off Fall Time		-	35	-	ns
Drain-Source Diode Characteristics and Maximum Ratings						
I <sub>S</sub>	Maximum Continuous Drain to Source Diode Forward Current		-	-	7	A
I <sub>SM</sub>	Maximum Pulsed Drain to Source Diode Forward Current		-	-	28	A
V <sub>SD</sub>	Drain to Source Diode Forward Voltage	V <sub>GS</sub> = 0V, I <sub>SD</sub> = 7A, T <sub>J</sub> = 25℃	-	-	1.4	V
t <sub>rr</sub>	Reverse Recovery Time	V <sub>GS</sub> = 0V, I <sub>S</sub> = 7A,	-	300	-	ns
Q <sub>rr</sub>	Reverse Recovery Charge	di/dt =100A/μs	-	4.1	-	μC






Notes: 1. Repetitive Rating: Pulse width limited by maximum junction temperature

2. EAS condition:  $T_J = 25^{\circ}\text{C}$ ,  $V_{DD} = 50V$ ,  $V_G = 10V$ ,  $L = 10mH$ ,  $I_{AS} = 6.3A$ 

3. Pulse Test: Pulse width  $\leq 300\mu s$ , Duty Cycle  $\leq 1\%$

## Typical Performance Characteristics

**Figure1: Output Characteristics**

**Figure 2: Typical Transfer Characteristics**

**Figure 3: On-resistance vs. Drain Current**

**Figure 4: Body Diode Characteristics**

**Figure 5: Gate Charge Characteristics**

**Figure 6: Capacitance Characteristics**


**Figure 7: Normalized Breakdown Voltage vs. Junction Temperature**

**Figure 8: Normalized on Resistance vs. Junction Temperature**

**Figure 9: Maximum Safe Operating Area**

**Figure 10: Maximum Continuous Drain Current vs. Case Temperature**

**Figure.11: Maximum Effective Transient Thermal Impedance, Junction-to-Case**


## Test Circuit




Figure1:Gate Charge Test Circuit & Waveform




Figure 2: Resistive Switching Test Circuit & Waveforms




Figure 3:Unclamped Inductive Switching Test Circuit & Waveforms