

# **Description**

Switch Application management		
management		
● Power management		
0% UIS		
0% ΔVds		

# **Package Marking and Ordering Information**

Device Marking	Device	OUTLINE	Device Package	TUBE (PCS)	Inner Box (PCS)	Per Carton (PCS)
VSM9N65-TF	VSM9N65	TUBE	TO-220F	50	1,000	5,000

# **Absolute Maximum Ratings** (Tc=25℃ unless otherwise specified)

Symbol	Parameter		Max.	Units
$V_{DSS}$	Drain-Source Voltage		650	V
$V_{GSS}$	Gate-Source Voltage		±30	V
I <sub>D</sub>	Continuous Drain Current	T <sub>C</sub> = 25°C	9	Α
		T <sub>C</sub> = 100 °C	5.8	Α
I <sub>DM</sub>	Pulsed Drain Current note1		36	36
E <sub>AS</sub>	Single Pulsed Avalanche Energy note2		218	mJ
P <sub>D</sub>	Power Dissipation	T <sub>C</sub> = 25°C	31	W
Rejc	Thermal Resistance, Junction to Case		4	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient		62.5	°C/W
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Temperature Range		-55 to +150	$^{\circ}$



## **Electrical Characteristics** (T<sub>J</sub>=25°C unless otherwise specified)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Units		
Off Characteristic								
V <sub>(BR)DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V, I <sub>D</sub> =250µA	650	-	-	V		
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> =650V, V <sub>GS</sub> =0V, T <sub>J</sub> =25°C	-	-	1	μA		
I <sub>GSS</sub>	Gate to Body Leakage Current	V <sub>DS</sub> =0V, V <sub>GS</sub> = ±30V	-	-	±100	nA		
On Characteristics								
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS}=V_{GS}$ , $I_{D}=250\mu A$	2	3	4	V		
R <sub>DS(on)</sub>	Static Drain-Source on-Resistance	V <sub>GS</sub> =10V, I <sub>D</sub> =4.5A	-	0.85	1.08	Ω		
Dynamic (	Characteristics	•						
C <sub>iss</sub>	Input Capacitance	05)/// 05)//	-	1400	-	pF		
Coss	Output Capacitance	$V_{DS}=25V, V_{GS}=0V,$	-	114	-	pF		
C <sub>rss</sub>	Reverse Transfer Capacitance	f=1.0MHz	-	26	-	pF		
$Q_g$	Total Gate Charge	V <sub>DD</sub> =520V, I <sub>D</sub> =9A,	-	32	-	nC		
$Q_{gs}$	Gate-Source Charge	V <sub>DD</sub> -320V, I <sub>D</sub> -9A, V <sub>GS</sub> =10V	-	5	-	nC		
$Q_{gd}$	Gate-Drain("Miller") Charge	VGS=10V	-	16	-	nC		
Switching	Characteristics							
t <sub>d(on)</sub>	Turn-on Delay Time		-	23	-	ns		
t <sub>r</sub>	Turn-on Rise Time	$V_{DD}$ =325V, $I_{D}$ =9A,	-	15	-	ns		
t <sub>d(off)</sub>	Turn-off Delay Time	R <sub>G</sub> =25Ω	-	90	-	ns		
t <sub>f</sub>	Turn-off Fall Time		-	30	-	ns		
Drain-Sou	rce Diode Characteristics and Maxim	num Ratings						
1	Maximum Continuous Drain to Source Diode		_		0	۸		
Is	Current			-	9	Α		
I <sub>SM</sub>	Maximum Pulsed Drain to Source Diode Forward Current			-	36	Α		
V <sub>SD</sub>	Drain to Source Diode Forward Voltage	V <sub>GS</sub> =0V, I <sub>SD</sub> =10A	-	-	1.4	V		
t <sub>rr</sub>	Reverse Recovery Time	V <sub>GS</sub> =0V, I <sub>S</sub> =10A,	-	310	-	ns		
Q <sub>rr</sub>	Reverse Recovery Charge	di/dt=100A/µs	-	4.1	-	μC		

Notes:1. Repetitive Rating: Pulse Width Limited by Maximum Junction Temperature

- 2. EAS condition:  $T_J$  = 25°C,  $V_{DD}$  = 50V,  $V_G$  = 10V, L= 10mH,  $I_{AS}$  = 6.6A
- 3. Pulse Test: Pulse Width≤300µs, Duty Cycle≤1%



## **Typical Performance Characteristics**

Figure1: Output Characteristics




Figure 3:On-resistance vs. Drain Current




Figure 5: Gate Charge Characteristics




Figure 2: Typical Transfer Characteristics




Figure 4: Body Diode Characteristics





Figure 6: Capacitance Characteristics





**Figure 7:** Normalized Breakdown Voltage vs. Junction Temperature







Figure 9: Maximum Safe Operating Area




**Figure.11:** Maximum Effective Transient Thermal Impedance, Junction-to-Case



**Figure 8:** Normalized on Resistance vs. Junction Temperature



**Figure 10:** Maximum Continuous Drain Current vs. Case Temperature





### **Test Circuit**




Figure1:Gate Charge Test Circuit & Waveform




Figure 2: Resistive Switching Test Circuit & Waveforms




Figure 3:Unclamped Inductive Switching Test Circuit & Waveforms