

### **Description**

#### **Features**


- $V_{DS}$  = -20V,  $I_D$  = -0.66A  $R_{DS(ON)}$  <0.52Ω @ V<sub>GS</sub> = -4.5V  $R_{DS(ON)}$  <0.7Ω @ V<sub>GS</sub> = -2.5V
- Advanced Trench Technology
- Excellent R<sub>DS(ON)</sub> and Low Gate Charge
- Lead free product is acquired
- ESD Protected: HBM 2KV

### **Application**

- PWM Applications
- Load Switch
- Power Management







Schematic Diagram

## **Package Marking and Ordering Information**

Device Marking	Device	OUTLINE	Device Package	Reel Size	Reel (PCS)	Per Carton (PCS)
VSM2004KT2-S2	VSM2004KT2	TAPING	SOT-23-3	-	•	-

## **Absolute Maximum Ratings** (T<sub>A</sub>=25 ℃ unless otherwise specified)

Symbol	Parameter		Max.	Units	
V <sub>DSS</sub>	Drain-Source Voltage		-20	V	
V <sub>GSS</sub>	Gate-Source Voltage		±10	V	
I <sub>D</sub>	Continuous Drain Current	T <sub>A</sub> = 25℃	-0.66	A	
		T <sub>A</sub> = 100℃	-0.43		
I <sub>DM</sub>	Pulsed Drain Current note1		-2.64	Α	
$P_D$	Power Dissipation	T <sub>A</sub> = 25℃	0.35	W	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient		357	°C/W	
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Temperature Range		-55 to +150	$^{\circ}$	



# **Electrical Characteristics** (T<sub>J</sub>=25°C unless otherwise specified)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Units		
Off Characteristic								
$V_{(BR)DSS}$	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V, I <sub>D</sub> = -250µA	-20	-	-	V		
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = -20V, V <sub>GS</sub> =0V,	-	-	-1	μA		
I <sub>GSS</sub>	Gate to Body Leakage Current	V <sub>DS</sub> =0V, V <sub>GS</sub> = ±10V	-	-	±10	uA		
On Charac	teristics							
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> = -250μA	-0.35	-0.65	-1.0	V		
_	Static Drain-Source on-Resistance	V <sub>GS</sub> = -4.5V, I <sub>D</sub> = -0.5A	-	0.36	0.52			
$R_{DS(on)}$	note2	V <sub>GS</sub> = -2.5V, I <sub>D</sub> = -0.2A	-	0.5	0.7	Ω		
Dynamic C	haracteristics		•		•			
C <sub>iss</sub>	Input Capacitance	40)/ )/	-	113	-	pF		
Coss	Output Capacitance	$V_{DS} = -16V, V_{GS} = 0V,$	-	15	-	pF		
Crss	Reverse Transfer Capacitance	f=1.0MHz	-	9	-	pF		
Qg	Total Gate Charge	V = 40V I = 0.2A	-	9.8	-	nC		
Q <sub>gs</sub>	Gate-Source Charge	$V_{DS}$ = -10V, $I_{D}$ = -0.3A, $V_{GS}$ = -4.5V	-	1.6	-	nC		
$Q_{gd}$	Gate-Drain("Miller") Charge	V <sub>GS</sub> = -4.5V	-	3.4	-	nC		
Switching	Characteristics							
t <sub>d(on)</sub>	Turn-on Delay Time		-	9	-	ns		
t <sub>r</sub>	Turn-on Rise Time	$V_{DD}$ = -10V, $I_{D}$ = -0.2A,	-	5.7	-	ns		
t <sub>d(off)</sub>	Turn-off Delay Time	$R_G=10\Omega$ , $V_{GS}=-4.5V$	-	32.6	-	ns		
t <sub>f</sub>	Turn-off Fall Time		-	20.3	-	ns		
Drain-Sour	ce Diode Characteristics and Maximu	um Ratings						
Is Maximum Continuous Drain to Source Dioc		e Diode Forward			-0.66	Α		
			_		-0.00			
I <sub>SM</sub>	Maximum Pulsed Drain to Source Diode Forward Current			-	-2.64	Α		
$V_{\text{SD}}$	Drain to Source Diode Forward Voltage	V <sub>GS</sub> =0V, I <sub>S</sub> = -0.5A	-	-	-1.2	٧		

Notes:1. Repetitive Rating: Pulse Width Limited by Maximum Junction Temperature

<sup>2.</sup> Pulse Test: Pulse Width≤300µs, Duty Cycle≤2%



# **Typical Performance Characteristics**

Figure1: Output Characteristics




Figure 3:On-resistance vs. Drain Current




Figure 5: Gate Charge Characteristics




Figure 2: Typical Transfer Characteristics




Figure 4: Body Diode Characteristics





Figure 6: Capacitance Characteristics





**Figure 7:** Normalized Breakdown Voltage vs. Junction Temperature







Figure 9: Maximum Safe Operating Area




**Figure.11:** Maximum Effective Transient Thermal Impedance, Junction-to-Ambient



**Figure 8:** Normalized on Resistance vs. Junction Temperature




**Figure 10:** Maximum Continuous Drain Current vs. Ambient Temperature







### **Test Circuit**


### Gate Charge Test Circuit & Waveform







Resistive Switching Test Circuit & Waveforms





Unclamped Inductive Switching (UIS) Test Circuit & Waveforms





Diode Recovery Test Circuit & Waveforms

