

# **Description**

Switch Application management		
management		
<ul><li>Power management</li></ul>		
0% UIS		
0% ΔVds		

# **Package Marking and Ordering Information**

Device Marking	Device	OUTLINE	Device Package	TUBE (PCS)	Inner Box (PCS)	Per Carton (PCS)
VSM10N60-TF	VSM10N60	TUBE	TO-220F	50	1,000	8,000

## **Absolute Maximum Ratings** (Tc=25℃ unless otherwise specified)

Symbol	Parameter		Max.	Units
V <sub>DSS</sub>	Drain-Source Voltage		600	V
V <sub>GSS</sub>	Gate-Source Voltage		±30	V
I <sub>D</sub>	Continuous Drain Current	T <sub>C</sub> = 25°C	10	Α
		T <sub>C</sub> = 100°C	6.5	Α
I <sub>DM</sub>	Pulsed Drain Current note1		40	Α
E <sub>AS</sub>	Single Pulsed Avalanche Energy note2		238	mJ
P <sub>D</sub>	Power Dissipation	T <sub>C</sub> = 25 °C	65	W
Rejc	Thermal Resistance, Junction to Case		1.92	°C/W
R <sub>θJA</sub>	Thermal Resistance, Junction to Ambient		62.5	°C/W
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Temperature Range		-55 to +150	$^{\circ}$



### **Electrical Characteristics** (T<sub>J</sub>=25°C unless otherwise specified)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Units		
Off Characteristic								
V <sub>(BR)DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V, I <sub>D</sub> =250µA	600	-	-	V		
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> =600V, V <sub>GS</sub> =0V, T <sub>J</sub> =25℃	-	-	1	μΑ		
I <sub>GSS</sub>	Gate to Body Leakage Current	$V_{DS}$ =0V, $V_{GS}$ = ±30V	-	-	±100	nA		
On Characteristics								
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS}=V_{GS}$ , $I_{D}=250\mu A$	2	3	4	V		
R <sub>DS(on)</sub>	Static Drain-Source on-Resistance	V <sub>GS</sub> =10V, I <sub>D</sub> =5A	-	0.77	0.92	Ω		
Dynamic (	Dynamic Characteristics							
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> =25V, V <sub>GS</sub> =0V,	-	1440	-	pF		
Coss	Output Capacitance		-	133	-	pF		
C <sub>rss</sub>	Reverse Transfer Capacitance	f=1.0MHz	-	12	-	pF		
Qg	Total Gate Charge	\/ -400\/   -404	-	35	-	nC		
Q <sub>gs</sub>	Gate-Source Charge	- V <sub>DD</sub> =480V, I <sub>D</sub> =10A, - V <sub>GS</sub> =10V	-	7	-	nC		
$Q_{gd}$	Gate-Drain("Miller") Charge	VGS-10V	-	18	-	nC		
Switching	Switching Characteristics							
t <sub>d(on)</sub>	Turn-on Delay Time		-	23	-	ns		
t <sub>r</sub>	Turn-on Rise Time	V <sub>DD</sub> =300V, I <sub>D</sub> =10A,	-	15	-	ns		
t <sub>d(off)</sub>	Turn-off Delay Time	$R_G=25\Omega$	-	90	-	ns		
t <sub>f</sub>	Turn-off Fall Time		-	30	-	ns		
Drain-Sou	rce Diode Characteristics and Maxim	um Ratings						
Is	Is Maximum Continuous Drain to Source Diode Forward Current		-	-	10	Α		
I <sub>SM</sub>	Maximum Pulsed Drain to Source Diode Forward Current			-	40	Α		
V <sub>SD</sub>	Drain to Source Diode Forward Voltage  V <sub>GS</sub> =0V, I <sub>SD</sub> =10A		-	-	1.4	V		
t <sub>rr</sub>	Reverse Recovery Time	V <sub>GS</sub> =0V, I <sub>S</sub> =10A,	-	310	-	ns		
Q <sub>rr</sub>	Reverse Recovery Charge	di/dt=100A/µs	-	4.1	-	μC		

Notes:1. Repetitive Rating: Pulse Width Limited by Maximum Junction Temperature

- 2. EAS condition:  $T_J$  = 25°C,  $V_{DD}$  = 50V,  $V_G$  = 10V, L= 10mH,  $I_{AS}$  = 6.9A
- 3. Pulse Test: Pulse Width≤300µs, Duty Cycle≤1%



### **Typical Performance Characteristics**

Figure1: Output Characteristics




Figure 3:On-resistance vs. Drain Current




Figure 5: Gate Charge Characteristics




Figure 2: Typical Transfer Characteristics




Figure 4: Body Diode Characteristics





Figure 6: Capacitance Characteristics





**Figure 7:** Normalized Breakdown Voltage vs. Junction Temperature







Figure 9: Maximum Safe Operating Area




**Figure.11:** Maximum Effective Transient Thermal Impedance, Junction-to-Case



**Figure 8:** Normalized on Resistance vs. Junction Temperature



**Figure 10:** Maximum Continuous Drain Current vs. Case Temperature





### **Test Circuit**




Figure1:Gate Charge Test Circuit & Waveform




Figure 2: Resistive Switching Test Circuit & Waveforms




Figure 3:Unclamped Inductive Switching Test Circuit & Waveforms