

Features	Application		
● 650V, 7A	● Load Switch		
$R_{DS(ON)} < 1.35\Omega @ V_{GS} = 10V$	<ul> <li>PWM Application</li> </ul>		
● Fast Switching	Power management		
■ Improved dv/dt Capability			
	100% UIS		
	100% ΔVds		
事產半导体 Variet translateduter  TO-252	Schematic Diagram		

## **Package Marking and Ordering Information**

Device Marking	Device	OUTLINE	Device Package	Reel Size	Reel (PCS)	Per Carton (PCS)
VSM7N65-T2	VSM7N65	TAPING	TO-252	13inch	2500	25000

# **Absolute Maximum Ratings** ( $T_C$ =25 $^{\circ}$ C unless otherwise specified)

Symbol	Parameter		Max.	Units
V <sub>DSS</sub>	Drain-Source Voltage		650	V
V <sub>GSS</sub>	Gate-Source Voltage		±30	V
I <sub>D</sub>	Continuous Drain Current	T <sub>C</sub> = 25 °C	7	Α
ID		T <sub>C</sub> = 100°C	4.5	Α
I <sub>DM</sub>	Pulsed Drain Current note1		28	Α
E <sub>AS</sub>	Single Pulsed Avalanche Energy note2		198	mJ
P <sub>D</sub>	Power Dissipation	T <sub>C</sub> = 25°C	63	W
$R_{ heta JC}$	Thermal Resistance, Junction to Case		1.98	°C/W
$R_{ heta JA}$	Thermal Resistance, Junction to Ambient Operating and Storage Temperature Range		62.5	°C/W
$T_J, T_{STG}$			-55 to +150	$^{\circ}$



## **Electrical Characteristics** (TJ=25°C unless otherwise specified)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Units		
Off Characteristic								
V <sub>(BR)DSS</sub>	Drain-Source Breakdown Voltage	$V_{GS} = 0V, I_D = 250\mu A$	650	-	-	V		
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 650V, V <sub>GS</sub> = 0V, T <sub>J</sub> = 25℃	-	-	1	μA		
I <sub>GSS</sub>	Gate to Body Leakage Current	$V_{GS} = \pm 30V$	-	-	±100	nA		
On Charac	On Characteristics							
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250 \mu A$	2	-	4	V		
R <sub>DS(on)</sub>	Static Drain-Source On-Resistance	V <sub>GS</sub> = 10V, I <sub>D</sub> = 3.5A	-	1.15	1.35	Ω		
Dynamic C	Dynamic Characteristics							
C <sub>iss</sub>	Input Capacitance	), OF), ), O),	-	1148	-	рF		
Coss	Output Capacitance	$V_{DS} = 25V, V_{GS} = 0V,$ f = 1.0MHz	-	106	-	рF		
C <sub>rss</sub>	Reverse Transfer Capacitance	1 - 1.UIVIMZ	-	12	-	pF		
$Q_g$	Total Gate Charge	V <sub>DS</sub> =520V, I <sub>D</sub> =7A, V <sub>GS</sub> = 10V	-	22	-	nC		
$Q_{gs}$	Gate-Source Charge		-	4.3	-	nC		
$Q_{gd}$	Gate-Drain("Miller") Charge	VGS - 10V	-	13	-	nC		
Switching Characteristics								
t <sub>d(on)</sub>	Turn-On Delay Time		-	15	-	ns		
t <sub>r</sub>	Turn-On Rise Time	$V_{DD} = 325V, I_D = 7A,$	-	18	-	ns		
$t_{d(off)}$	Turn-Off Delay Time	$R_G = 25\Omega$	-	80	-	ns		
t <sub>f</sub>	Turn-Off Fall Time		-	35	-	ns		
Drain-Soul	Drain-Source Diode Characteristics and Maximum Ratings							
Is	Maximum Continuous Drain to Source Diode Forward		-		7	Α		
IS	Current			ı	/	A		
I <sub>SM</sub>	Maximum Pulsed Drain to Source Diode Forward Current		-	-	28	Α		
V <sub>SD</sub>	Drain to Source Diode Forward	$V_{GS} = 0V$ , $I_{SD} = 7A$ ,			1.4	V		
V SD	Voltage	T <sub>J</sub> = 25℃		-	1.4	٧		
t <sub>rr</sub>	Reverse Recovery Time	$V_{GS} = 0V, I_{S} = 7A,$	-	300	-	ns		
$Q_{rr}$	Reverse Recovery Charge	di/dt =100A/µs	-	4.1	-	μC		

Notes: 1. Repetitive Rating: Pulse width limited by maximum junction temperature

<sup>2.</sup> EAS condition:  $T_J = 25$ °C,  $V_{DD} = 50$ V,  $V_G = 10$ V, L = 10mH,  $I_{AS} = 6.3$ A

<sup>3.</sup> Pulse Test: Pulse width ≤ 300µs, Duty Cycle ≤ 1%



### **Typical Performance Characteristics**

Figure1: Output Characteristics




Figure 3:On-resistance vs. Drain Current




Figure 5: Gate Charge Characteristics




Figure 2: Typical Transfer Characteristics




Figure 4: Body Diode Characteristics





Figure 6: Capacitance Characteristics





**Figure 7:** Normalized Breakdown Voltage vs. Junction Temperature







Figure 9: Maximum Safe Operating Area




**Figure.11:** Maximum Effective Transient Thermal Impedance, Junction-to-Case



**Figure 8:** Normalized on Resistance vs. Junction Temperature



**Figure 10:** Maximum Continuous Drain Current vs. Case Temperature





### **Test Circuit**




Figure1:Gate Charge Test Circuit & Waveform




Figure 2: Resistive Switching Test Circuit & Waveforms




Figure 3:Unclamped Inductive Switching Test Circuit & Waveforms