

#### **Description**


#### **Features**

- 30V,5.8A
  - $R_{DS(ON)}$ < 25m $\Omega$  @  $V_{GS}$  =10V
  - $R_{DS(ON)}$ < 40m $\Omega$  @  $V_{GS}$  =4.5V
- Advanced Trench Technology
- Excellent R<sub>DS(ON)</sub> and Low Gate Charge
- Lead free product is acquired

#### **Application**

- Load Switch
- PWM Application
- Power management





Schematic Diagram

## **Package Marking and Ordering Information**

Device Marking	Device	OUTLINE	Device Package	Reel Size	Reel (PCS)	Per Carton (PCS)
VSM3404A-S2	VSM3404A	TAPING	SOT-23-3	7inch	3000	180000

## **Absolute Maximum Ratings** (T<sub>A</sub>=25℃ unless otherwise specified)

Symbol	Parameter	Max.	Units	
V <sub>DSS</sub>	Drain-Source Voltage		30	V
V <sub>GSS</sub>	Gate-Source Voltage		±20	V
I <sub>D</sub>	Continuous Prain Current	T <sub>A</sub> = 25℃	5.8	Α
	Continuous Drain Current	T <sub>A</sub> = 100°C	3.8	Α
I <sub>DM</sub>	Pulsed Drain Current note1		23.2	Α
P <sub>D</sub>	Power Dissipation	T <sub>A</sub> = 25℃	1.47	W
R <sub>θJA</sub>	Thermal Resistance, Junction to Ambient		85	°C/W
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Temperature Range	-55 to +150	$^{\circ}$	



# **Electrical Characteristics** (T<sub>J</sub>=25°C unless otherwise specified)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Units		
Off Characteristic								
V <sub>(BR)DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V, I <sub>D</sub> =250μA	30	-	-	V		
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS} = 30V, V_{GS} = 0V,$	-	-	1.0	μA		
I <sub>GSS</sub>	Gate to Body Leakage Current	V <sub>DS</sub> =0V, V <sub>GS</sub> = ±20V	-	-	±100	nA		
On Charac	cteristics							
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250µA	1.0	1.5	2.5	V		
_	Static Drain-Source on-Resistance	V <sub>GS</sub> =10V, I <sub>D</sub> =5.5A	-	18	25	mΩ		
$R_{DS(on)}$	note2	V <sub>GS</sub> =4.5V, I <sub>D</sub> =4.5A	-	28	40			
Dynamic (	Characteristics		•	•				
C <sub>iss</sub>	Input Capacitance	45)()(	_	490	_	pF		
Coss	Output Capacitance	$V_{DS} = 15V, V_{GS} = 0V,$	-	79	-	pF		
Crss	Reverse Transfer Capacitance	f = 1.0MHz	-	61	-	pF		
Qg	Total Gate Charge	\/ -45\/   -5.0A	-	5.2	-	nC		
Q <sub>gs</sub>	Gate-Source Charge	$V_{DS} = 15V, I_D = 5.8A,$	-	0.9	-	nC		
$Q_{gd}$	Gate-Drain("Miller") Charge	V <sub>GS</sub> =10V	-	1.3	-	nC		
Switching	Characteristics							
t <sub>d(on)</sub>	Turn-on Delay Time	15.7	-	4.5	_	ns		
t <sub>r</sub>	Turn-on Rise Time	V <sub>DS</sub> =15V,	-	2.5	-	ns		
t <sub>d(off)</sub>	Turn-off Delay Time	$I_D=3A$ , $R_{GEN}=3\Omega$ ,	-	14.5	-	ns		
t <sub>f</sub>	Turn-off Fall Time	V <sub>GS</sub> =10V	-	3.5	-	ns		
Drain-Sou	rce Diode Characteristics and Maxin	num Ratings						
Is	Maximum Continuous Drain to Source Diode Forward Current				5.8	Α		
IS			-	-	5.0	Α		
I <sub>SM</sub>	Maximum Pulsed Drain to Source Diode Forward Current			-	23.2	Α		
$V_{\text{SD}}$	Drain to Source Diode Forward Voltage	V <sub>GS</sub> = 0V, I <sub>S</sub> =5.8A	-	-	1.2	V		

Notes:1. Repetitive Rating: Pulse Width Limited by Maximum Junction Temperature

<sup>2.</sup> Pulse Test: Pulse Width≤300µs, Duty Cycle≤0.5%



Figure1: Output Characteristics




Figure 3:On-resistance vs. Drain Current




Figure 5: Gate Charge Characteristics




Figure 2: Typical Transfer Characteristics




Figure 4: Body Diode Characteristics





Figure 6: Capacitance Characteristics





**Figure 7:** Normalized Breakdown Voltage vs. Junction Temperature







Figure 9: Maximum Safe Operating Area




**Figure.11:** Maximum Effective Transient Thermal Impedance, Junction-to-Ambient



**Figure 8:** Normalized on Resistance vs. Junction Temperature



**Figure 10:** Maximum Continuous Drain Current vs. Ambient Temperature





## **Test Circuit**




Figure1:Gate Charge Test Circuit & Waveform




Figure 2: Resistive Switching Test Circuit & Waveforms




Figure 3:Unclamped Inductive Switching Test Circuit & Waveforms