

### **Description**

#### **Features**

- 30V,90A
  - $R_{DS(ON)}$ <4.5m $\Omega$  @  $V_{GS}$ =10V
  - $R_{DS(ON)}$ <9.5m $\Omega$  @  $V_{GS}$  =4.5V
- Advanced Trench Technology
- Provide Excellent R<sub>DS(ON)</sub> and Low Gate Charge
- Lead free product is acquired


#### **Application**

- Load Switch
- PWM Application
- Power management

100% UIS 100% ΔVds







Schematic Diagram

### **Package Marking and Ordering Information**

Device Marking	Device	OUTLINE	Device Package	Reel Size	Reel (PCS)	Per Carton (PCS)
VSM90N03-T2	VSM90N03	TAPING	TO-252	13inch	2500	25000

# **Absolute Maximum Ratings** (Tc=25℃ unless otherwise specified)

Symbol	Parameter		Max.	Units
V <sub>DSS</sub>	Drain-Source Voltage		30	V
V <sub>GSS</sub>	Gate-Source Voltage		±20	V
I <sub>D</sub>	Continuous Drain Current	T <sub>C</sub> = 25°C	90	Α
		T <sub>C</sub> = 100°C	59	Α
I <sub>DM</sub>	Pulsed Drain Current note1		360	Α
Eas	Single Pulsed Avalanche Energy note2		95	mJ
P <sub>D</sub>	Power Dissipation	T <sub>C</sub> = 25°C	68	W
$R_{ heta JC}$	Thermal Resistance, Junction to Case		2.2	°C/W
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Temperature Range		-55 to +175	$^{\circ}$ C



# **Electrical Characteristics** (TJ=25°C unless otherwise specified)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Units		
Off Characteristic								
V <sub>(BR)DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V, I <sub>D</sub> =250µA	30	-	-	V		
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS} = 30V, V_{GS} = 0V,$	-	-	1.0	μA		
I <sub>GSS</sub>	Gate to Body Leakage Current	$V_{DS} = 0V, V_{GS} = \pm 20V$	-	-	±100	nA		
On Characteristics								
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> =250µA	1.0	1.5	2.5	V		
В	Static Drain-Source on-Resistance	V <sub>GS</sub> =10V, I <sub>D</sub> =30A	-	3.3	4.5	m 0		
$R_{DS(on)}$	note3	V <sub>GS</sub> =4.5V, I <sub>D</sub> =20A	-	6.7	9.5	mΩ		
Dynamic Characteristics								
C <sub>iss</sub>	Input Capacitance	\\ -45\\\\\ -0\\\	-	2100	-	pF		
Coss	Output Capacitance	$V_{DS} = 15V, V_{GS} = 0V,$ f = 1.0MHz	-	326	-	pF		
C <sub>rss</sub>	Reverse Transfer Capacitance	I - I.UIVIMZ	-	282	-	pF		
Qg	Total Gate Charge	\/ -45\/ L -20A	-	45	-	nC		
Q <sub>gs</sub>	Gate-Source Charge	$V_{DS} = 15V, I_{D} = 30A,$ $V_{GS} = 10V$	-	3	-	nC		
$Q_{gd}$	Gate-Drain("Miller") Charge	VGS - 10 V	-	15	-	nC		
Switching	Switching Characteristics							
t <sub>d(on)</sub>	Turn-on Delay Time	\/ -45\/	-	21	-	ns		
t <sub>r</sub>	Turn-on Rise Time	V <sub>DS</sub> =15V,	-	32	-	ns		
t <sub>d(off)</sub>	Turn-off Delay Time	$I_D=30A$ , $R_{GEN}=3\Omega$ , $V_{GS}=10V$	-	59	-	ns		
t <sub>f</sub>	Turn-off Fall Time	VGS - 10 V	-	34	-	ns		
Drain-Soul	rce Diode Characteristics and Maxim	um Ratings						
	Maximum Continuous Drain to Source Diode Forward Current			-	90	А		
Is								
I <sub>SM</sub>	Maximum Pulsed Drain to Source Diode Forward Current			-	360	Α		
V <sub>SD</sub>	Drain to Source Diode Forward	$V_{GS} = 0V, I_{S} = 30A$	-	-	1.2	V		
trr	Voltage  Body Diode Reverse Recovery Time		_	15	_	ns		
Qrr	Body Diode Reverse Recovery	l   I <sub>F</sub> =20A,dI/dt=100A/μs				113		
	Charge	., 20/ (α//αι 100/ γμο	-	4	-	nC		
	Ollargo							

Notes:1. Repetitive Rating: Pulse Width Limited by Maximum Junction Temperature

- 2. EAS condition: TJ=25  $^{\circ}\mathrm{C}$  , VDD=15V, VG=10V, RG=25  $^{\Omega}$  , L=0.5mH, IAS=19.5A
- 3. Pulse Test: Pulse Width≤300µs, Duty Cycle≤0.5%



Figure1: Output Characteristics




Figure 3:On-resistance vs. Drain Current




Figure 5: Gate Charge Characteristics




Figure 2: Typical Transfer Characteristics




Figure 4: Body Diode Characteristics





Figure 6: Capacitance Characteristics





**Figure 7:** Normalized Breakdown Voltage vs. Junction Temperature







Figure 9: Maximum Safe Operating Area




**Figure.11:** Maximum Effective Transient Thermal Impedance, Junction-to-Case



**Figure 8:** Normalized on Resistance vs. Junction Temperature



**Figure 10:** Maximum Continuous Drain Current vs. Case Temperature





# **Test Circuit**




Figure1:Gate Charge Test Circuit & Waveform




Figure 2: Resistive Switching Test Circuit & Waveforms




Figure 3:Unclamped Inductive Switching Test Circuit & Waveforms