

### **Description**

#### **Features**

- V<sub>DS</sub>= -40V, I<sub>D</sub>= -10A
  - $R_{DS(ON)}$  < 44m $\Omega$  @  $V_{GS}$  = -10V
  - $R_{DS(ON)} < 60 \text{m}\Omega$  @  $V_{GS} = -4.5V$
- Advanced Trench Technology
- Excellent R<sub>DS(ON)</sub> and Low Gate Charge
- Lead free product is acquired


#### **Application**

- PWM Applications
- Load Switch
- Power Management

100% UIS 100% ΔVds







Schematic Diagram

## **Package Marking and Ordering Information**

Device Marking	Device	OUTLINE	Device Package	Reel Size	Reel (PCS)	Per Carton (PCS)
VSM6P04-T2	VSM6P04	TAPING	TO-252	13inch	2500	25000

## **Absolute Maximum Ratings** (Tc=25℃ unless otherwise specified)

Symbol	Parameter		Max.	Units
V <sub>DSS</sub>	Drain-Source Voltage Gate-Source Voltage		-40	V
V <sub>GSS</sub>			±20	V
I_	Continuous Drain Current	T <sub>C</sub> = 25°C	-10	Α
I <sub>D</sub>		T <sub>C</sub> = 100°C	-6.5	Α
I <sub>DM</sub>	Pulsed Drain Current note1 Single Pulsed Avalanche Energy note2		-40	Α
Eas			27.6	mJ
P <sub>D</sub>	Power Dissipation	T <sub>C</sub> = 25°C	8	W
R <sub>0JC</sub>	Thermal Resistance, Junction to Case		18.8	°C/W
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Temperature Range		-55 to +175	$^{\circ}$ C



# **Electrical Characteristics** (T<sub>J</sub>=25°C unless otherwise specified)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Units			
Off Characteristic									
V <sub>(BR)DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V, I <sub>D</sub> = -250μA	-40	-	-	V			
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = -40V, V <sub>GS</sub> =0V	-	-	-1	μA			
I <sub>GSS</sub>	Gate to Body Leakage Current	V <sub>DS</sub> =0V, V <sub>GS</sub> = ±20V	-	-	±100	nA			
On Characteristics									
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> = -250μA	-1.0	-1.6	<b>-</b> 2.5	V			
D	Static Drain-Source on-Resistance	V <sub>GS</sub> = -10V, I <sub>D</sub> = -8A	-	34	44	mΩ			
$R_{DS(on)}$		V <sub>GS</sub> = -4.5V, I <sub>D</sub> = -5A	-	44	60				
Dynamic C	Characteristics								
C <sub>iss</sub>	Input Capacitance	\/ - 00\/ \/ -0\/	-	1034	-	pF			
Coss	Output Capacitance	$V_{DS} = -20V, V_{GS} = 0V,$	-	107	-	pF			
Crss	Reverse Transfer Capacitance	f=1.0MHz	_	79.5	-	pF			
Qg	Total Gate Charge	\/ - 20\/   - 54	-	20	-	nC			
Q <sub>gs</sub>	Gate-Source Charge	$V_{DS}$ = -20V, $I_{D}$ = -5A, $V_{GS}$ = -10V	-	3.5	-	nC			
$Q_{gd}$	Gate-Drain("Miller") Charge	VGS10V	-	4.2	-	nC			
Switching Characteristics									
t <sub>d(on)</sub>	Turn-on Delay Time		-	8	-	ns			
t <sub>r</sub>	Turn-on Rise Time	$V_{DD}$ = -20V, $I_{D}$ = -5A, $V_{GS}$ = -10V, $R_{GEN}$ =2.5 $\Omega$	-	15	-	ns			
t <sub>d(off)</sub>	Turn-off Delay Time		-	23	-	ns			
t <sub>f</sub>	Turn-off Fall Time		_	9	-	ns			
Drain-Sou	rce Diode Characteristics and Maxi	mum Ratings							
	Maximum Continuous Drain to Source Diode Forward		-	-	-10	А			
Is	Current								
I <sub>SM</sub>	Maximum Pulsed Drain to Source Diode Forward Current			-	-40	Α			
$V_{SD}$	Drain to Source Diode Forward	V <sub>GS</sub> =0V, I <sub>S</sub> = -10A	_	-0.8	-1.2	V			
<b>v</b> SD	Voltage		_	-0.0	-1.2	٧			
trr	Reverse Recovery Time	VGS =0V, IS=-5A,	-	29	-	ns			
Qrr	Reverse Recovery Charge	di/dt=100A/μs	-	20	-	nC			

Notes:1. Repetitive Rating: Pulse Width Limited by Maximum Junction Temperature

<sup>2.</sup> EAS condition: TJ=  $25\,^{\circ}$ C, VDD= -20V, VG= -10V, L=0.5mH, RG=  $25\Omega$ , IAS= -10.5A

<sup>3.</sup> Pulse Test: Pulse Width≤300µs, Duty Cycle≤2%



# **Typical Performance Characteristics**

Figure1: Output Characteristics




Figure 3:On-resistance vs. Drain Current




Figure 5: Gate Charge Characteristics




Figure 2: Typical Transfer Characteristics




Figure 4: Body Diode Characteristics





Figure 6: Capacitance Characteristics





**Figure 7:** Normalized Breakdown Voltage vs. Junction Temperature







Figure 9: Maximum Safe Operating Area




**Figure.11:** Maximum Effective Transient Thermal Impedance, Junction-to-Case



**Figure 8:** Normalized on Resistance vs. Junction Temperature




**Figure 10:** Maximum Continuous Drain Current vs. Case Temperature







#### **Test Circuit**


#### Gate Charge Test Circuit & Waveform







Resistive Switching Test Circuit & Waveforms





Unclamped Inductive Switching (UIS) Test Circuit & Waveforms





Diode Recovery Test Circuit & Waveforms

