

## **Description**

Features	Application
● 650V, 4A	● Load Switch
$R_{DS(ON)} < 2.6\Omega$ @ $V_{GS} = 10V$	● PWM Application
● Fast Switching	● Power management
■ Improved dv/dt Capability	
	100% UIS
	100% ΔVds
TO-220F	Schematic Diagram

# **Package Marking and Ordering Information**

Device Marking	Device	OUTLINE	Device Package	TUBE (PCS)	Inner Box (PCS)	Per Carton (PCS)
VSM4N65-TF	VSM4N65	TAPING	TO-220F	50	1,000	5,000

### **Absolute Maximum Ratings** (Tc=25℃ unless otherwise specified)

Symbol	Parameter		Max.	Units
$V_{DSS}$	Drain-Source Voltage		650	V
$V_{GSS}$	Gate-Source Voltage		±30	V
I <sub>D</sub>	Continuous Drain Current	T <sub>C</sub> = 25°C	4	Α
		T <sub>C</sub> = 100°C	2.6	Α
I <sub>DM</sub>	Pulsed Drain Current note1		16	Α
E <sub>AS</sub>	Single Pulsed Avalanche Energy note2		61	mJ
P <sub>D</sub>	Power Dissipation	T <sub>C</sub> = 25°C	36	W
Rejc	Thermal Resistance, Junction to Case		3.47	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient		62.5	°C/W
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Temperature Range		-55 to +150	$^{\circ}$ C



### **Electrical Characteristics** (T<sub>J</sub>=25°C unless otherwise specified)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Units	
Off Characteristic							
V <sub>(BR)DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V, I <sub>D</sub> =250µA	650	-	-	V	
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> =650V, V <sub>GS</sub> =0V, T <sub>J</sub> =25°C	-	-	1	μΑ	
I <sub>GSS</sub>	Gate to Body Leakage Current	V <sub>DS</sub> =0V, V <sub>GS</sub> = ±30V	-	-	±100	nA	
On Charac	On Characteristics						
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS}=V_{GS}$ , $I_{D}=250\mu A$	2	3	4	V	
R <sub>DS(on)</sub>	Static Drain-Source on-Resistance	V <sub>GS</sub> =10V, I <sub>D</sub> =2A	-	2.15	2.6	Ω	
Dynamic (	Characteristics	•					
C <sub>iss</sub>	Input Capacitance	\/ -05\/ \/ -0\/	-	597	-	pF	
Coss	Output Capacitance	$V_{DS}$ =25V, $V_{GS}$ =0V,	-	65	-	pF	
C <sub>rss</sub>	Reverse Transfer Capacitance	f=1.0MHz	-	10	-	pF	
$Q_g$	Total Gate Charge	V <sub>DD</sub> =520V, I <sub>D</sub> =4A,	-	15	-	nC	
$Q_gs$	Gate-Source Charge	$V_{DD}$ =320V, $I_{D}$ =4A, $V_{GS}$ =10V	-	2.5	-	nC	
$Q_gd$	Gate-Drain("Miller") Charge	V GS = 10 V	-	7.5	-	nC	
Switching	Characteristics						
t <sub>d(on)</sub>	Turn-on Delay Time		-	12	-	ns	
t <sub>r</sub>	Turn-on Rise Time	V <sub>DD</sub> =400V, I <sub>D</sub> =4A,	-	22	-	ns	
t <sub>d(off)</sub>	Turn-off Delay Time	R <sub>G</sub> =25Ω	-	50	-	ns	
$t_f$	Turn-off Fall Time		-	48	-	ns	
Drain-Sou	rce Diode Characteristics and Maxim	num Ratings					
Is	Maximum Continuous Drain to Source Diode Forward Current		-	-	4	Α	
I <sub>SM</sub>	Maximum Pulsed Drain to Source Diode Forward Current		-	-	16	Α	
$V_{SD}$	Drain to Source Diode Forward	V <sub>GS</sub> =0V, I <sub>SD</sub> =4A	_	_	1.4	V	
	Voltage					<u> </u>	
t <sub>rr</sub>	Reverse Recovery Time	$V_{GS}$ =0V, $I_{S}$ =4A,	-	250	-	ns	
$Q_{rr}$	Reverse Recovery Charge	di/dt=100A/µs	-	3.5	-	μC	

Notes:1. Repetitive Rating: Pulse Width Limited by Maximum Junction Temperature

- 2. EAS condition:  $T_J$  = 25°C,  $V_{DD}$  = 50V,  $V_G$  = 10V, L= 10mH,  $I_{AS}$  = 3.5A
- 3. Pulse Test: Pulse Width≤300µs, Duty Cycle≤1%



### **Typical Performance Characteristics**

Figure1: Output Characteristics




Figure 3:On-resistance vs. Drain Current




Figure 5: Gate Charge Characteristics




Figure 2: Typical Transfer Characteristics




Figure 4: Body Diode Characteristics





Figure 6: Capacitance Characteristics





**Figure 7:** Normalized Breakdown Voltage vs. Junction Temperature







Figure 9: Maximum Safe Operating Area




**Figure.11:** Maximum Effective Transient Thermal Impedance, Junction-to-Case



**Figure 8:** Normalized on Resistance vs. Junction Temperature



**Figure 10:** Maximum Continuous Drain Current vs. Case Temperature





#### **Test Circuit**




Figure1:Gate Charge Test Circuit & Waveform




Figure 2: Resistive Switching Test Circuit & Waveforms




Figure 3:Unclamped Inductive Switching Test Circuit & Waveforms