

### **Description**

#### **Features**

- 30V,150A
  - $R_{DS(ON)}$ <3.3m $\Omega$  @  $V_{GS}$ =10V
  - $R_{DS(ON)}$ <6.5m $\Omega$  @  $V_{GS}$  =4.5V
- Advanced Trench Technology
- Provide Excellent R<sub>DS(ON)</sub> and Low Gate Charge
- Lead free product is acquired


#### **Application**

- Load Switch
- PWM Application
- Power management

100% UIS 100% ΔVds







Schematic Diagram

### **Package Marking and Ordering Information**

Device Marking	Device	OUTLINE	Device Package	Reel Size	Reel (PCS)	Per Carton (PCS)
VSM150N03-T2	VSM150N03	TAPING	TO-252	13inch	2500	25000

# **Absolute Maximum Ratings** (Tc=25℃ unless otherwise specified)

Symbol	Parameter		Max.	Units
V <sub>DSS</sub>	Drain-Source Voltage		30	V
$V_{GSS}$	Gate-Source Voltage		±20	V
I <sub>D</sub>	Continuous Drain Current	T <sub>C</sub> = 25°C	150	Α
		T <sub>C</sub> = 100°C	98	Α
$I_{DM}$	Pulsed Drain Current note1		600	Α
Eas	Single Pulsed Avalanche Energy note2		225	mJ
$P_D$	Power Dissipation	T <sub>C</sub> = 25°C	108	W
$R_{ heta JC}$	Thermal Resistance, Junction to Case		1.4	°C/W
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Temperature Range		-55 to +175	$^{\circ}\mathbb{C}$



# **Electrical Characteristics** (T<sub>J</sub>=25°C unless otherwise specified)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Units			
Off Characteristic									
V <sub>(BR)DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V, I <sub>D</sub> =250μA	30	-	-	V			
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS} = 30V, V_{GS} = 0V,$	-	-	1.0	μA			
I <sub>GSS</sub>	Gate to Body Leakage Current	$V_{DS} = 0V, V_{GS} = \pm 20V$	-	-	±100	nA			
On Characteristics									
$V_{GS(th)}$	Gate Threshold Voltage	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> =250µA	1.0	1.6	2.5	V			
	Static Drain-Source on-Resistance	V <sub>GS</sub> =10V, I <sub>D</sub> =30A	-	2.5	3.3	m0			
$R_{DS(on)}$	note3	V <sub>GS</sub> =4.5V, I <sub>D</sub> =20A	-	4.5	6.5	mΩ			
Dynamic Characteristics									
C <sub>iss</sub>	Input Capacitance	\/ -45\/ \/ -0\/	-	3500	-	pF			
Coss	Output Capacitance	$V_{DS}$ =15V, $V_{GS}$ =0V, $f = 1.0MHz$	-	500	-	pF			
$C_{rss}$	Reverse Transfer Capacitance	I = 1.0ΙVΙΠΖ	-	431	-	pF			
$Q_g$	Total Gate Charge	\/ -45\/ L -20A	-	38	-	nC			
$Q_gs$	Gate-Source Charge	$V_{DS} = 15V, I_{D} = 30A,$ $V_{GS} = 10V$	-	9	-	nC			
$Q_{gd}$	Gate-Drain("Miller") Charge	VGS - 10 V	-	13	-	nC			
Switching	Characteristics								
t <sub>d(on)</sub>	Turn-on Delay Time	\\ _45\\	-	26	-	ns			
t <sub>r</sub>	Turn-on Rise Time	V <sub>DS</sub> =15V,	-	24	-	ns			
$t_{d(off)}$	Turn-off Delay Time	$I_D=30A$ , $R_{GEN}=3\Omega$ ,	-	91	-	ns			
t <sub>f</sub>	Turn-off Fall Time	V <sub>GS</sub> =10V	-	39	-	ns			
Drain-Sou	rce Diode Characteristics and Maxim	um Ratings							
ls	Maximum Continuous Drain to Source Diode Forward Current			-	150	А			
							I <sub>SM</sub>	Maximum Pulsed Drain to Source Diode Forward Current	
$V_{SD}$	Drain to Source Diode Forward Voltage	V <sub>GS</sub> = 0V, I <sub>S</sub> =30A	-	-	1.2	V			
trr	Body Diode Reverse Recovery Time		_	42	_	ns			
Qrr	Body Diode Reverse Recovery IIIIe I <sub>F</sub> =20A,dI/dt=100A/µs			72	-	113			
	Charge	., 20, 4, at 100, 4 po	-	39	-	nC			
	- J-	l	l	l	l				

Notes:1. Repetitive Rating: Pulse Width Limited by Maximum Junction Temperature

- 2. EAS condition: TJ=25  $^{\circ}\!\!\mathrm{C}$  , VDD=15V, VG=10V, RG=25  $\Omega$  , L=0.5mH, IAS=30A
- 3. Pulse Test: Pulse Width≤300µs, Duty Cycle≤0.5%



Figure1: Output Characteristics




Figure 3:On-resistance vs. Drain Current




Figure 5: Gate Charge Characteristics




Figure 2: Typical Transfer Characteristics




Figure 4: Body Diode Characteristics





Figure 6: Capacitance Characteristics





**Figure 7:** Normalized Breakdown Voltage vs. Junction Temperature







Figure 9: Maximum Safe Operating Area




**Figure.11:** Maximum Effective Transient Thermal Impedance, Junction-to-Case



**Figure 8:** Normalized on Resistance vs. Junction Temperature



**Figure 10:** Maximum Continuous Drain Current vs. Case Temperature





# **Test Circuit**




Figure1:Gate Charge Test Circuit & Waveform




Figure 2: Resistive Switching Test Circuit & Waveforms




Figure 3:Unclamped Inductive Switching Test Circuit & Waveforms