

### **Description**

#### **Features**


- 20V, 4A
  - $R_{DS(ON)}$ < 29m $\Omega$  @  $V_{GS}$  =4.5V
  - $R_{DS(ON)}$ < 44m $\Omega$  @  $V_{GS}$  =2.5V
- Advanced Trench Technology
- Excellent R<sub>DS(ON)</sub> and Low Gate Charge
- Lead free product is acquired

#### **Application**

- Load Switch
- PWM Application
- Power management







Schematic Diagram

### **Package Marking and Ordering Information**

Device Marking	Device	OUTLINE	Device Package	Reel Size	Reel (PCS)	Per Carton (PCS)
VSM2302C-S2	VSM2302C	TAPING	SOT-23-3	7inch	3000	180000

### **Absolute Maximum Ratings** (T<sub>A</sub>=25 ℃ unless otherwise specified)

Symbol	Parameter	Max.	Units	
V <sub>DSS</sub>	Drain-Source Voltage		20	V
V <sub>GSS</sub>	Gate-Source Voltage		±12	V
I <sub>D</sub>	Cartinua Dania Cumant	T <sub>A</sub> = 25℃	4	Α
	Continuous Drain Current	T <sub>A</sub> = 100℃	2.6	Α
$I_{DM}$	Pulsed Drain Current note1		16	Α
P <sub>D</sub>	Power Dissipation	T <sub>A</sub> = 25°C	0.8	W
$R_{\theta JA}$	Thermal Resistance, Junction to Case		156	°C/W
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Temperature Range		-55 to +150	°C



# **Electrical Characteristics** (TJ=25°C unless otherwise specified)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Units		
Off Characteristic								
V <sub>(BR)DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V, I <sub>D</sub> =250µA	20	-	-	V		
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> =20V, V <sub>GS</sub> =0V,	-	-	1.0	μA		
I <sub>GSS</sub>	Gate to Body Leakage Current	V <sub>DS</sub> =0V, V <sub>GS</sub> =±12V	-	-	±100	nA		
On Charac	On Characteristics							
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250µA	0.5	0.7	1.2	V		
В	Static Drain-Source on-Resistance	V <sub>GS</sub> =4.5V, I <sub>D</sub> =4A	-	22	29	mΩ		
R <sub>DS(on)</sub>	note2	V <sub>GS</sub> =2.5V, I <sub>D</sub> =3A	-	29	44			
Dynamic Characteristics								
C <sub>iss</sub>	Input Capacitance	V <sub>DS</sub> =10V, V <sub>GS</sub> =0V, f=1.0MHz	-	358	-	pF		
Coss	Output Capacitance		-	69.3	-	pF		
C <sub>rss</sub>	Reverse Transfer Capacitance		-	58.5	-	pF		
Qg	Total Gate Charge	V <sub>DS</sub> =10V, I <sub>D</sub> =2A, V <sub>GS</sub> =4.5V	-	5.6	-	nC		
Q <sub>gs</sub>	Gate-Source Charge		-	0.8	-	nC		
$Q_{gd}$	Gate-Drain("Miller") Charge	VGS-4.5V	-	1	-	nC		
Switching	Switching Characteristics							
t <sub>d(on)</sub>	Turn-on Delay Time	101	-	16	-	ns		
t <sub>r</sub>	Turn-on Rise Time	V <sub>DS</sub> =10V,	-	51	-	ns		
t <sub>d(off)</sub>	Turn-off Delay Time	$I_D$ =4A, $R_{GEN}$ =3 $\Omega$ , $V_{GS}$ =4.5 $V$	-	21	-	ns		
t <sub>f</sub>	Turn-off Fall Time	VGS-4.5V	-	19	-	ns		
Drain-Sou	rce Diode Characteristics and Maxim	um Ratings						
la.	Maximum Continuous Drain to Source Diode Forward				4	Λ		
Is	Current				4	A		
I <sub>SM</sub>	Maximum Pulsed Drain to Source Diode Forward Current			-	16	Α		
$V_{SD}$	Drain to Source Diode Forward Voltage	V <sub>GS</sub> =0V, I <sub>S</sub> =4A	-	-	1.2	V		

Notes:1. Repetitive Rating: Pulse Width Limited by Maximum Junction Temperature

<sup>2.</sup> Pulse Test: Pulse Width≤300µs, Duty Cycle≤0.5%



## **Typical Performance Characteristics**

Figure1: Output Characteristics




Figure 3:On-resistance vs. Drain Current




Figure 5: Gate Charge Characteristics




Figure 2: Typical Transfer Characteristics




Figure 4: Body Diode Characteristics





Figure 6: Capacitance Characteristics





**Figure 7:** Normalized Breakdown Voltage vs. Junction Temperature







Figure 9: Maximum Safe Operating Area




**Figure.11:** Maximum Effective Transient Thermal Impedance, Junction-to-Ambient



**Figure 8:** Normalized on Resistance vs. Junction Temperature



**Figure 10:** Maximum Continuous Drain Current vs. Ambient Temperature





### **Test Circuit**




Figure1:Gate Charge Test Circuit & Waveform




Figure 2: Resistive Switching Test Circuit & Waveforms




Figure 3:Unclamped Inductive Switching Test Circuit & Waveforms