


CprE 381: Computer Organization and Assembly-Level Programming

Project Part 1 Report

Team Members: Varun Jain

Project Teams Group #: Proj1_4_2



[Part 1 (d)] Include your final MIPS processor schematic in your lab report.





[Part 2 (a.i)] Create a spreadsheet detailing the list of M instructions to be supported in your project alongside their binary opcodes and funct fields, if applicable. Create a separate column for each binary bit. Inside this spreadsheet, create a new column for the N control signals needed by your datapath implementation. The end result should be an $N \times M$ table where each row corresponds to the output of the control logic module for a given instruction.

Control signal spreadsheet attached in the zip file.

[Part 2 (a.ii)] Implement the control logic module using whatever method and coding style you prefer. Create a testbench to test this module individually, and show that your output matches the expected control signals from problem 1(a).





[Part 2 (b.i)] What are the control flow possibilities that your instruction fetch logic must support? Describe these possibilities as a function of the different control flow-related instructions you are required to implement.

Next instruction: $PC = PC + 4$

j: Jump unconditionally to $(PC + 4)[31:28] \& \text{JumpAddress} \& \text{"00"}$


jal: Similar to j, but also saves $PC + 4$ to register 31 (\$ra)

jr: Similar to j, but jumps to the value in the stated register



beq: Branch to $PC + 4 + \{14'b(\text{immediate}[15]) \& \text{immediate} \& \text{"00"}\}$ if the stated registers are equal

bne: Similar to beq but the stated registers are not equal

[Part 2 (b.ii)] Draw a schematic for the instruction fetch logic and any other datapath modifications needed for control flow instructions. What additional control signals are needed?



[Part 2 (b.iii)] Implement your new instruction fetch logic using VHDL. Use Modelsim to test your design thoroughly to make sure it is working as expected. Describe how the execution of the control flow possibilities corresponds to the Modelsim waveforms in your writeup.



After the reset, we don't set any signals, which increments the PC by 4 after one clock cycle. Then we use jr, setting the linkr (Link register) and setting pc_sel to "01". Then we use the j/jal, setting the Jump Address and setting pc_sel to "10". Finally, we use a conditional branch and skip 1 instruction by setting BAddr and setting pc_sel to "11".

[Part 2 (c.i.1)] Describe the difference between logical (srl) and arithmetic (sra) shifts. Why does MIPS not have a sla instruction?

Logical shift does not account for the most significant bit. It therefore treats the numbers as unsigned. On the other hand Arithmetic shifts account for the most significant bit.

MIPS does not have a sla instruction because it is equivalent to the sll instruction. This adds redundancy to the system.


[Part 2 (c.i.2)] In your writeup, briefly describe how your VHDL code implements both the arithmetic and logical shifting operations.

A 64-to-1 multiplexor is used with the select line being the type (logical or arithmetic) followed by the shift amount.

[Part 2 (c.i.3)] In your writeup, explain how the right barrel shifter above can be enhanced to also support left shifting operations.

Another select line specifying the direction of the shift can be added and the multiplexor changed from a 64-to-1 to a 128-to-1.

[Part 2 (c.i.4)] Describe how the execution of the different shifting operations corresponds to the Modelsim waveforms in your writeup.




The first operation is "sll 0x20, 4". It then performs "srl 0x20, 5". Then it performs "sra 0x20, 5", and finally "sra 0x80000000, 5".

[Part 2 (c.ii.1)] In your writeup, briefly describe your design approach, including any resources you used to choose or implement the design. Include at least one design decision you had to make.

For the 32-bit adder, I designed a Carry Lookahead Adder (CLA). This was implemented using 4 8-bit CLAs. To calculate the overflow, the last carry bit generated by each 8-bit CLA was output to the 32-bit CLA.

[Part 2 (c.iii)] Draw a simplified, high-level schematic for the 32-bit ALU. Consider the following questions: how is Overflow calculated? How is Zero calculated? How is `slt` implemented?



[Part 2 (c.v)] Describe how the execution of the different operations corresponds to the Modelsim waveforms in your writeup.

Add: Adds two numbers and generates the Zero, Negative and Overflow flags as well. The output sum goes to the ALU mux at position 0.

Sub: Similar to Add but subtracts Y from X. Also, the astype (AddSub) control is set to 1.

sll: Shifts Y to the left logically by the amount in shamt. Output goes to position 1.

srl: Similar to sll, but shifts right logically. Control signal shdir is 1.

sra: Similar to sll, but shifts right arithmetically. Control signal astype is set to 1.

lui: Takes the Y input and shifts it left by 16. Output goes to position 2.

nor: Bitwise NOR between X and Y. Output goes to position 3.



or: Bitwise OR between X and Y. Output goes to position 4.

xor: Bitwise XOR between X and Y. Output goes to position 5.

and: Bitwise AND between X and Y. Output goes to position 6.

slt: Outputs 1 if $X < Y$ else 0. Output goes to position 7. Control signal astype is 1.

[Part 2 (c.viii)] justify why your test plan is comprehensive. Include waveforms that demonstrate your test programs functioning.





First, we perform ADD, then SUB, SLL, SRL, and SRA, then use LUI, then NOR, followed by OR, XOR, AND, and finally SLT. The tests cover all aspects of the ALU functions. Since most of the other decisions are made outside of the ALU, it does not care about the function being R-, I-, or J-type.


[Part 3] In your writeup, show the Modelsim output for each of the following tests, and provide a discussion of result correctness. It may be helpful to also annotate the waveforms directly.


All test outputs are attached in the zip file.

[Part 3 (a)] Create a test application that makes use of every required arithmetic/logical instruction at least once. The application need not perform any particularly useful task, but it should demonstrate the full functionality of the processor (e.g., sequences of many instructions executed sequentially, 1 per cycle while data written into registers can be effectively retrieved and used by later instructions). Name this file Proj1_base_test.s.




[Part 3 (b)] Create and test an application which uses each of the required control-flow instructions and has a call depth of at least 5 (i.e., the number of activation records on the stack is at least 4). Name this file Proj1_cf_test.s.





[Part 3 (c)] Create and test an application that sorts an array with N elements using the BubbleSort algorithm ([link](#)). Name this file Proj1_bubblesort.s.



[Part 4] report the maximum frequency your processor can run at and determine what your critical path is. Draw this critical path on top of your top-level schematics. What components would you focus on to improve the frequency?

Maximum Freq: 25.10 MHz

Component to Focus: Regfile Mux, Shifter and ALU Mux

