

CprE 381: Computer Organization and Assembly-Level Programming

Project Part 2 Report

Team Members: Varun Jain

Project Teams Group #: Proj2_4_2

Refer to the highlighted language in the project 1 instruction for the context of the following questions.

[1.a] Come up with a global list of the datapath values and control signals that are required during each pipeline stage.


IF/ID: IFIDwe as input, output instruction

ID/EX: WE, control and other values input. Control and other values output. Also has jump and branch evaluation


EX/MEM: WE, control and other values input. Control and other values output.


MEM/WB: WE, control and other values input. Control and other values output.


[1.b.ii] high-level schematic drawing of the interconnection between components.




[1.c.i] include an annotated waveform in your writeup and provide a short discussion of result correctness.







[1.c.ii] Include an annotated waveform in your writeup of two iterations or recursions of these programs executing correctly and provide a short discussion of result correctness. In your waveform and annotation, provide 3 different examples (at least one data-flow and one control-flow) of where you did not have to use the maximum number of NOPs.




From 2840 to 2900 ns, and 3080 to 3140 ns, no-ops execute to avoid data-flow hazards. From 3020 to 3060, no-ops execute to avoid control flow hazards.

[1.d] report the maximum frequency your software-scheduled pipelined processor can run at and determine what your critical path is (specify each module/entity/component that this path goes through).


Max Frequency : 54.45 MHz

Critical Path : RegFile \Rightarrow Comparator \Rightarrow Branch Setting Unit \Rightarrow Program Counter

[2.a.ii] Draw a simple schematic showing how you could implement stalling and flushing operations given an ideal N-bit register.



[2.a.iii] Create a testbench that instantiates all four of the registers in a single design. Show that values that are stored in the initial IF/ID register are available as expected four cycles later, and that new values can be inserted into the pipeline every single cycle. Most importantly, this testbench should also test that each pipeline register can be individually stalled or flushed.



[2.b.i] list which instructions produce values, and what signals (i.e., bus names) in the pipeline these correspond to.

Instructions:

sll, srl, sra, sllv, srlv, srav, movz, movn, add, addu, sub, subu, and, or, xo, not, slt, sltu, addi, addiu, slti, sltiu, andi, or, xori, lui, jal, jalr, sw, lw

Signals:

s_DMemAddr, s_RegWrData, o_alu, alu_wb, pc4o, pc4_wb, s_DMemData, o_rt, o_rtd_ex, s_DMemOut, dmem_wb

[2.b.ii] List which of these same instructions consume values, and what signals in the pipeline these correspond to.

Instructions:

sll, srl, sra, sllv, srlv, srav, movz, movn, add, addu, sub, subu, and, or, xo, not, slt, sltu, addi, addiu, slti, sltiu, andi, or, xori, lui, jr, jalr, beq, bne, blez, bgtz, sw, lw

Signals:

o_rs, o_rt, o_rsd_ex, o_rtd_ex

[2.b.iii] generalized list of potential data dependencies. From this generalized list, select those dependencies that can be forwarded (write down the corresponding pipeline stages that will be forwarding and receiving the data), and those dependencies that will require hazard stalls.

Instruction in MEM or WB stage is writing to register used in the EX stage. For most instructions, data can be forwarded from both stages. If instruction in MEM is lw, flush IF/ID and ID/EX. If instruction in MEM or WB Stage is movn or movz, flush IF/ID and ID/EX.

[2.b.iv] global list of the datapath values and control signals that are required during each pipeline stage

flush_if, flush_id, pc_re, mem_wb, lw, o_Inst_ex, o_rd_mem, o_sel_rsd, o_sel_rtd, x_pre, y_pre

[2.c.i] list all instructions that may result in a non-sequential PC update and in which pipeline stage that update occurs.

j, jal, jr, jalr, beq, bne, blez, bgtz all update the PC in EX stage


[2.c.ii] For these instructions, list which stages need to be stalled and which stages need to be squashed/flushed relative to the stage each of these instructions is in.

Once the control flow instruction reach the MEM stage, the IF/ID and ID/EX pipeline registers must be flushed.

[2.e.i] Create a spreadsheet to track these cases and justify the coverage of your testing approach. Include this spreadsheet in your report as a table.

ALU op requires data from prev instruction
MEM op requires data from prev instruction
Data hazard by instruction just after LW
Data hazard by instruction just after movn/movz

The first two cases test if data is forwarded under different conditions. The next two tests check if flushing occurs when a non-forwardable data hazard occurs.




Data forwarded when possible, else flushing occurs. Matches the expected results therefore correct.

[2.e.ii] Create a spreadsheet to track these cases and justify the coverage of your testing approach. Include this spreadsheet in your report as a table.


All branch and jump tests in base unit tests

These tests stress test the control flow instructions and sees if they execute and flush in the right manner.




The Above waveform is from one of the many test cases. The pipeline is flushed at each control flow instruction and the right instructions are executed.

[2.e.iii] Proj1_base_test.s



Register/DMEM writes and other states equivalent to Project 1 results.

Proj1_cf_tests.s



Register/DMEM writes and other states equivalent to Project 1 results.

[2.f] report the maximum frequency your hardware-scheduled pipelined processor can run at and determine what your critical path is (specify each module/entity/component that this path goes through).

Max Frequency : 49.12 MHz

Critical Path : Hazard and Forwarding Unit \Rightarrow Mux \Rightarrow ALU (Adder) \Rightarrow Program Counter