

CPU ISA Green Card v5

Memory

- **IMEM:** 4 KiB, half-word addressable (PC = 11 bits)
- **DMEM:** 4 KiB, byte-addressable (12-bit address)
- **Total Memory:** 2 GiB, byte-addressable (32-bit address)

Instruction Formats

16-bit Format

Length	Opcode	R1	R2
15	14 13	10 9	5 4 0

32-bit Immediate Format

Length	Opcode	Rd	R1	Immediate
31	30 29	26 25	21 20	16 15 0

32-bit Register Format

Length	Opcode	Rd	R1	R2	Family	Function
31	30 29	26 25	21 20	16 15	11 10	9 8 0

Format Abbreviations

Format	Abbreviation
16-bit	R1
32-bit Immediate	I
32-bit Register	R2
Pseudoinstruction	P

Instruction Set

Opcode	Mode	Mnemonic	Description	Instruction Format
0000	00	LDM	Load operand into R	LDM R, imm8
0000	01	LDD	Load operand into R	LDD R, addr3
0000	10	LDX	Load operand into R	LDX R, addr3
0000	11	NOOP	Do nothing	NOOP
0001	00	END	Terminate program	END
0001	01	STO	Store R \rightarrow operand	STO R, imm8
0001	10	STX	Store R \rightarrow operand	STX R, addr3
0001	11	IN	R \leftarrow Input	IN R
0010	00	ADDM	R \leftarrow R + operand	ADDM R, imm8
0010	01	ADDD	R \leftarrow R + operand	ADDD R, addr3
0010	10	ADDX	R \leftarrow R + operand	ADDX R, addr3
0010	11	OUT	Output R (ASCII)	OUT R
0011	00	SUBM	R \leftarrow R - operand	SUBM R, imm8
0011	01	SUBD	R \leftarrow R - operand	SUBD R, addr3
0011	10	SUBX	R \leftarrow R - operand	SUBX R, addr3
0011	11	ASR	Arithmetic shift right	ASR R, shiftamt3
0100	–	ADDR	R1 \leftarrow R1 + R2	ADDR R1, R2
0101	–	SUBR	R1 \leftarrow R1 - R2	SUBR R1, R2
0110	00	INC	R \leftarrow R + 1	INC R
0110	01	DEC	R \leftarrow R - 1	DEC R
0110	10	LSL	Logical shift left	LSL R, shiftamt3
0110	11	LSR	Logical shift right	LSR R, shiftamt3
0111	–	SWAPR	Swap registers	SWAPR R1, R2
1000	00	CMP	Compare, set flags	CMP R, imm8
1000	01	CMD	Compare, set flags	CMD R, addr3
1000	10	CMX	Compare, set flags	CMX R, addr3
1000	11	JMP	PC \leftarrow addr4	JMP addr4
1001	00	JPN	Jump if Z=0	JPN addr4
1001	01	JPE	Jump if Z=1	JPE addr4
1001	10	JGT	Jump if Z=0 and N=O	JGT addr4
1001	11	JGE	Jump if N=O	JGE addr4
1010	00	ANDM	Bitwise AND	ANDM R, imm8
1010	01	ANDD	Bitwise AND	ANDD R, addr3
1010	10	ANDX	Bitwise AND	ANDX R, addr3
1010	11	NOT	R \leftarrow \sim R	NOT R
1011	–	ANDR	R1 \leftarrow R1 & R2	ANDR R1, R2
1100	00	ORM	Bitwise OR	ORM R, imm8
1100	01	ORD	Bitwise OR	ORD R, addr3
1100	10	ORX	Bitwise OR	ORX R, addr3
1100	11	CSL	Circular shift left	CSL R, shiftamt3
1101	–	ORR	R1 \leftarrow R1 R2	ORR R1, R2
1110	00	XORM	Bitwise XOR	XORM R, imm8
1110	01	XORD	Bitwise XOR	XORD R, addr3
1110	10	XORX	Bitwise XOR	XORX R, addr3
1110	11	CSR	Circular shift right	CSR R, shiftamt3
1111	–	XORR	R1 \leftarrow R1 \oplus R2	XORR R1, R2