Progress Presentation-I e-Yantra Summer Internship-2019 Robot Designing using FPGA

Interns:

Vishal Narkhede Karthik K Bhat

Mentors:

Simranjeet Singh Lohit Penubaku

IIT Bombay

Overview of Project

Progress Presentation-I

Interns: Vishal Narkhedo Karthik K Bhat

Mentors: Simranjeet Sing Lohit Penubaki

Project
Overview of

Tasks Remaining

Design Block Diagram

Challenges Faced
Thank You

Project Name:
 Robot Designing using Field Programmable Gate Array (FPGA)

- Objective:
 To interface the basic building blocks of robot with FPGA, that performs simple robotic functions like line following.
- Deliverables:
 - Display the line sensor readings on the LCD
 - A robot that is able to follow black line

Overview of Tasks

Progress Presentation-I

Interns: Vishal Narkhede Karthik K Bhat

Mentors: Simranjeet Singh Lohit Penubaku

Overview of Project

Tasks

Tasks Remaining

Design Block Diagram

Challenges Faced

Thank You

#	Tasks
1	Understand the DE0-Nano board and NIOS Processor in the FPGA
2	Interface an analog sensor with FPGA
3	Interface 16x2 LCD with FPGA
4	Combine the display and analog sensors
5	Interface motor driver and motor encoders
6	Design a power management circuit
7	Combine all the building blocks together
9	Line following algorithm and coding
8	Motor encoder based movements
10	Testing and Debugging
11	Documentation and creating user manual

Tasks Remaining

Progress Presentation-I

Interns: Vishal Narkhede Karthik K Bhat

Mentors: Simranjeet Sing Lohit Penubaku

Overview of Project

Overview of

Tasks Remaining

Design Block Diagram

Challenges Faced

Thank You

- Switch for robot movements Encoder based and Line sensor based movements.
- Documentation and User Manual.
- Optimize the code

Design Block Diagram

Progress Presentation-I

Interns: /ishal Narkhede (arthik K Bhat

Mentors: Simranjeet Singh Lohit Penubaku

Overview of Project

Overview of Tasks

Tasks Remaining

Design Block Diagram

Challenges Faced

Thank You




Figure: Verilog Design Block Diagram

Challenges Faced

Progress Presentation-I

Interns: Vishal Narkhede Karthik K Bhat

Mentors: Simranjeet Singh Lohit Penubaku

Overview of Project Overview of

Tasks

Tasks Remaining

Design Block Diagram

Challenges Faced

Thank You

Difficulty in interfacing the LCD with 8-bit datalines.
 Timing constraint in sending commands and data to LCD.







(b) LCD Working with 4 datalines

Calculation of motor speed with the motor encoder pulses.

Thank You

Progress Presentation-I

Interns: 'ishal Narkhede (arthik K Rhat

Mentors: Simranjeet Singh Lohit Penubaku

Overview of Project

Overview of

Tasks Remaining

Design Block Diagram

Challenges Faced

Thank You

Thank You!

Any Queries