Lecture 12: Testbenches and VHDL



Testbenches


- HDL that tests another module: device under test (dut)
- Not synthesizeable
- Types:
 - Simple
 - Self-checking
 - Self-checking with testvectors

Delays

Slide derived from slides by Harris & Harris from their book

3

Delays



Testbench Example

 Write SystemVerilog code to implement the following function in hardware:

$$y = \overline{b}\overline{c} + a\overline{b}$$

• Name the module sillyfunction

Slide derived from slides by Harris & Harris from their book

.

Testbench Example

 Write SystemVerilog code to implement the following function in hardware:

$$y = \overline{b}\overline{c} + a\overline{b}$$

Simple Testbench

```
module testbench1();
  logic a, b, c;
  logic y;
  // instantiate device under test
  sillyfunction dut(a, b, c, y);
  // apply inputs one at a time
  initial begin
    a = 0; b = 0; c = 0; #10;
    c = 1; #10;
    b = 1; c = 0; #10;
    c = 1; #10;
    a = 1; b = 0; c = 0; #10;
    c = 1; #10;
    b = 1; c = 0; #10;
    c = 1; #10;
  end
endmodule
```

Slide derived from slides by Harris & Harris from their book

Self-checking Testbench

```
module testbench2();
  logic a, b, c;
  logic y;
  sillyfunction dut(a, b, c, y); // instantiate dut
  initial begin // apply inputs, check results one at a time
    a = 0; b = 0; c = 0; #10;
   if (y !== 1) $display("000 failed.");
    c = 1; #10;
    if (y !== 0) $display("001 failed.");
    b = 1; c = 0; #10;
    if (y !== 0) $display("010 failed.");
    c = 1; #10;
    if (y !== 0) $display("011 failed.");
    a = 1; b = 0; c = 0; #10;
    if (y !== 1) $display("100 failed.");
    c = 1; #10;
    if (y !== 1) $display("101 failed.");
    b = 1; c = 0; #10;
    if (y !== 0) $display("110 failed.");
    c = 1; #10;
    if (y !== 0) $display("111 failed.");
endmodule
```

Testbench with Testvectors


- Testvector file: inputs and expected outputs
- Testbench:
 - 1. Generate clock for assigning inputs, reading outputs
 - 2. Read testvectors file into array
 - 3. Assign inputs, expected outputs
 - Compare outputs with expected outputs and report errors

Slide derived from slides by Harris & Harris from their book

(

Testbench with Testvectors

- Testbench clock:
 - assign inputs (on rising edge)
 - compare outputs with expected outputs (on falling edge).



 Testbench clock also used as clock for synchronous sequential circuits

Testvectors File

- File: example.tv
- contains vectors of abc_y expected

```
000_1
001_0
010_0
011_0
100_1
101_1
110_0
111_0
```

Slide derived from slides by Harris & Harris from their book

11

1. Generate Clock

```
module testbench3();
 logic clk, reset;
 logic
             a, b, c, yexpected;
 logic
             у;
 logic [31:0] vectornum, errors; // bookkeeping variables
 logic [3:0] testvectors[10000:0]; // array of testvectors
 // instantiate device under test
 sillyfunction dut(a, b, c, y);
 // generate clock
          // no sensitivity list, so it always executes
 always
   begin
     clk = 1; #5; clk = 0; #5;
   end
```

2. Read Testvectors into Array

```
// at start of test, load vectors and pulse reset
initial
  begin
  $readmemb("example.tv", testvectors);
  vectornum = 0; errors = 0;
  reset = 1; #27; reset = 0;
  end

// Note: $readmemh reads testvector files written in
// hexadecimal
```

Slide derived from slides by Harris & Harris from their book

13

3. Assign Inputs & Expected Outputs

```
// apply test vectors on rising edge of clk
always @(posedge clk)
  begin
  #1; {a, b, c, yexpected} = testvectors[vectornum];
  end
```

4. Compare with Expected Outputs

```
// check results on falling edge of clk
  always @(negedge clk)
  if (~reset) begin // skip during reset
   if (y !== yexpected) begin
        $display("Error: inputs = %b", {a, b, c});
        $display(" outputs = %b (%b expected)",y,yexpected);
        errors = errors + 1;
    end

// Note: to print in hexadecimal, use %h. For example,
        $display("Error: inputs = %h", {a, b, c});
```

Slide derived from slides by Harris & Harris from their book

15

4. Compare with Expected Outputs

VHDL




VHDL

- We will go over examples of VHDL in comparison to SystemVerilog
- Examples taken from Ch. 4 of the Harris & Harris book 2nd Edition (recommended but not required book for this class)

Modules and Assign Statements

HDL Example 4.3 LOGIC GATES

SystemVerilog module gates(input logic [3:0] a, b, library IEEE; use IEEE.STD_LOGIC_1164.all; output logic [3:0] y1, y2, entity gates is y3, y4, y5); port(a, b: in STD_LOGIC_VECTOR(3 downto 0); /* five different two input logic y1, y2, y3, y4, y5: out STD_LOGIC_VECTOR(3 downto 0)); gates acting on 4 bit busses */ // AND // OR // XOR assign yl = a & b; assign $y2 = a \mid b$; assign $y3 = a \land b$; architecture synth of gates is assign $y4 = \sim (a \& b)$; // NAND begin -- five different two input logic gates -- acting on 4 bit busses assign $y5 = \sim (a \mid b)$; // NOR endmodule $y1 \le a$ and b; $y2 \le a \text{ or } b;$ $y3 \le a xor b;$ $y4 \le a \text{ nand b};$ y5 <= a nor b; end;



Slide derived from Harris & Harris book

Figure 4.4 gates synthesized circuit

19

Conditional Assignment

HDL Example 4.5 2:1 MULTIPLEXER

```
        SystemVerilog
        VHDL

        module mux2(input logic [3:0] d0, d1, input logic s, output logic [3:0] y);
        library [EEE; use [EEE.STD_LOGIC_1164.al];

        assign y = s? d1: d0;
        entity mux2 is port(d0, d1: in STD_LOGIC_VECTOR(3 downto 0);

        endmodule
        s: in STD_LOGIC_VECTOR(3 downto 0);

        end;
        architecture synth of mux2 is begin y <= d1 when s else d0; end;</td>
```




Figure 4.6 mux2 synthesized circuit

More Assign Statements

HDL Example 4.7 FULL ADDER

SystemVerilog VHDL module fulladder(input logic a, b, cin, library IEEE; use IEEE.STD_LOGIC_1164.all; output logics, cout); entity fulladder is logic p, g; assign $p = a ^ b$; assign g = a & b; ${\tt architecture} \ synth \ of \ full \\ {\tt adder} \ is$ $assign s = p ^ cin;$ signal p, g: STD_LOGIC; assign cout = $g \mid (p \& cin);$ begin p <= a xor b; endmodule $g \le a$ and b; s <= p xor cin; $cout \le g or (p and cin);$




Figure 4.8 fulladder synthesized circuit

VHDL

Slide derived from Harris & Harris book

SystemVerilog

21

Operators

HDL Example 4.8 OPERATOR PRECEDENCE

	Op	Meaning
	~	NOT
	*, /, %	MUL, DIV, MOD
	+,	PLUS, MINUS
s t	<<, >>	Logical Left/Right Shift
	<<<, >>>	Arithmetic Left/Right Shift
	<, <=, >, >=	Relative Comparison
	==, l=	Equality Comparison
	&, ~&	AND, NAND
	^, ~^	XOR, XNOR
	,~	OR, NOR
	?:	Conditional

Op	Meaning
not	NOT
*,/, mod, rem	MUL, DIV, MOD, REM
+,	PLUS, MINUS
rol, ror, srl, sll	Rotate, Shift logical
<, <=, >, >=	Relative Comparison
=, /=	Equality Comparison
and, or,	Logical Operations
nand, nor, xor, xnor	

Table 4.2 VHDL operator precedence

Numbers

HDL Example 4.9 NUMBERS

SystemVerilog

Table 4.3 SystemVerilog numbers

Numbers	Bits	Base	Val	Stored
3'b101	3	2	5	101
'b11	?	2	3	000 0011
8'bll	8	2	3	00000011
8'b1010_1011	8	2	171	10101011
3'd6	3	10	6	110
6'042	6	8	34	100010
8'hAB	8	16	171	10101011
42	?	10	42	00 0101010

VHDL

Table 4.4 VHDL numbers

Numbers	Bits	Base	Val	Stored
3B"101"	3	2	5	101
B"11"	2	2	3	11
8B"11"	8	2	3	00000011
8B"1010_1011"	8	2	171	10101011
3D"6"	3	10	6	11 0
60"42"	6	8	34	100010
8X"AB"	8	16	171	10101011
"101"	3	2	5	101
B"101"	3	2	5	101
X"AB"	8	16	171	10101011

Slide derived from Harris & Harris book

Bit Manipulations


HDL Example 4.12 BIT SWIZZLING

SystemVerilog	VHDL
assign $y = \{c[2:1], \{3\{d[0]\}\}, c[0], 3'b101\};$	y <=(c(2 downto 1), d(0), d(0), d(0), c(0), 3B"101");

Module Instantiations

HDL Example 4.14 STRUCTURAL MODEL OF 4:1 MULTIPLEXER

SystemVerilog module mux4(input logic [3:0] d0, d1, d2, d3, library IEEE; use IEEE.STD_LOGIC_1164.all; input logic [1:0] s, entity mux4 is output logic [3:0] y); port(d0, d1. d2, d3: in STD_LOGIC_VECTOR(3 downto 0); s: in STD_LOGIC_VECTOR(1 downto 0); logic [3:01 low, high: mux2 lowmux(d0, d1, s[0], low); out STD_LOGIC_VECTOR(3 downto 0)); mux2 highmux(d2, d3, s[0], high); end. mux2 finalmux(low, high, s[1], y); architecture struct of mux4 is component mux2 port(d0, dl: in STD_LOGIC_VECTOR(3 downto 0); s: in STD_LOGIC; y: out STD_LOGIC_VECTOR(3 downto 0)); end component: signal low, high: STD_LOGIC_VECTOR(3 downto 0); lowmux: mux2 port map(d0, d1, s(0), low); highmux: mux2 port map(d2, d3, s(0), high); finalmux: mux2 port map(low, high, s(1), y);



Slide derived from Harris & Harris book


Figure 4.11 mux4 synthesized circuit

25

Module Instantiations

HDL Example 4.16 ACCESSING PARTS OF BUSSES

```
SystemVerilog
module mux2_8(input logic [7:0] d0, d1, input logic s,
                                                                       library [EEE; use [EEE.STD_LOGIC_1164.all;
                                                                       entity mux2 8 is
              output logic [7:0] y);
                                                                         port(d0, d1: in STD_LOGIC_VECTOR(7 downto 0);
                                                                                     in STD_LOGIC;
 mux2 lsbmux(d0[3:0], d1[3:0], s, y[3:0]);
                                                                              s:
                                                                                      out STD_LOGIC_VECTOR(7 downto 0));
 \max 2 \operatorname{msbmux}(d0[7:4], d1[7:4], s, y[7:4]);
endmodule:
                                                                       architecture struct of mux2_8 is
                                                                         component mux2
                                                                           port(d0, d1: in STD_LOGIC_VECTOR(3 downto 0);
                                                                                        out STD_LOGIC_VECTOR(3 downto 0));
                                                                         end component;
                                                                       begin
                                                                         1sbmux: mux2
                                                                           port map(d0(3 downto 0), d1(3 downto 0),
                                                                         s, y(3 downto 0));
msbmux: mux2
                                                                           port map(d0(7 downto 4), d1(7 downto 4),
                                                                                    s, y(7 downto 4));
                                                                       end;
```



Slide derived from Harris & Harris book

Figure 4.13 mux2_8 synthesized circuit

Register

HDL Example 4.17 REGISTER





Figure 4.14 flop synthesized circuit

Slide derived from Harris & Harris book

Resettable Register

HDL Example 4.18 RESETTABLE REGISTER

```
VHDL
 SystemVerilog
 module flopr(input logic
                                                                      library IEEE; use IEEE.STD_LOGIC_1164.all;
                                 clk.
               input logic
                                 reset.
                                                                      entity flopr is
               input logic [3:0] d,
                                                                        port(clk, reset: in STD_LOGIC;
d: in STD_LOGIC_VECTOR(3 downto 0);
               output logic [3:0] q);
                                                                                         out STD_LOGIC_VECTOR(3 downto 0));
   always_ff@(posedge clk, posedge reset)
                                                                      end;
    if (reset) q <= 4'b0;
else q <= d;
                                                                      architecture asynchronous of flopr is
  endmodule
                                                                        process(clk, reset) begin
  module flopr(input logic
                                 clk.
                                                                          if reset then
               input logic
                                 reset,
                                                                            q <= "0000";
               input logic [3:0] d,
                                                                          elsif rising_edge(clk) then
               output logic [3:0] q);
                                                                          q \le d; end if;
   // synchronous reset
                                                                        end process:
   always_ff@(posedge clk)
if (reset) q <= 4'b0;</pre>
                                                                      library IEEE; use IEEE.STD_LOGIC_1164.all;
                 q \le d;
  endmodule
                                                                      entity flopr is
                                                                       clk
                     [3:0]
                                            [3:0]
d[3:0]
                          D[3:0]
                                     Q[3:0]
                                                     q[3:0]
                                 R
                                                                      architecture synchronous of flopr is
reset
                                                                        process(clk) begin
(a)
                                                                          if rising_edge(clk) then
                                                                            if reset then q \le "0000";
                                                                            else q \le d;
   clk
                     [3:0]
                                                                            end if:
                                            [3:0]
d[3:0]
                          D[3:0]
                                     Q[3:0]
                                                     q[3:0]
                                                                          end if:
 reset
                                                                        end process;
```

(b)

Figure 4.15 flopr synthesized circuit (a) asynchronous reset, (b) synchronous reset

Resettable Enabled Register

HDL Example 4.19 RESETTABLE ENABLED REGISTER

SystemVerilog module flopenr(input logic library IEEE; use IEEE.STD_LOGIC_1164.all; input logic reset, entity flopenr is input logic en, port(clk, input logic [3:0] d, output logic [3:0] q); en: in STD_LOGIC; d: in STD_LOGIC_VECTOR(3 downto 0); // asynchronous reset q: out STD_LOGIC_VECTOR(3 downto 0)); always_ff@(posedge clk, posedge reset) if (reset) $q \le 4'b0$; else if (en) $q \le d$; architecture asynchronous of flopenr is -- asynchronous reset begin process(clk, reset) begin q <= "0000"; elsif rising_edge(clk) then if en then $q \le d$; end if; end process;




Figure 4.16 flopenr synthesized circuit

Slide derived from Harris & Harris book

29

Multiple Registers

HDL Example 4.20 SYNCHRONIZER

```
SystemVerilog
module sync(input logic clk,
                                                                      library IEEE; use IEEE.STD_LOGIC_1164.all;
            input logic d,
                                                                      entity sync is
            output logic q);
                                                                       port(clk: in STD_LOGIC;
                                                                            d: in STD_LOGIC;
q: out STD_LOGIC);
 logic nl;
 always_ff@(posedge clk)
   begin
     nl <= d; // nonblocking
                                                                      architecture good of sync is
     q \le n1; // nonblocking
                                                                       signal nl: STD_LOGIC;
   end
                                                                      begin
endmodule
                                                                       process(clk) begin
                                                                         if rising_edge(clk) then
                                                                            nl \le d;
                                                                         q \le nl; end if;
                                                                        end process;
```




Figure 4.18 sync synthesized circuit

Always Comb

HDL Example 4.23 FULL ADDER USING always/process

```
SystemVerilog
module fulladder(input logica, b, cin,
                                                                    library [EEE; use [EEE.STD_LOG[C_1164.all;
                 output logic s, cout);
                                                                    entity fulladder is
 logic p, g;
                                                                     port(a, b, cin: in STD_LOGIC;
 always comb
                                                                           s, cout: out STD_LOGIC);
   begin p = a ^ b;
                         // blocking
                                                                    architecture synth of fulladder is
     g = a & b;
                          // blocking
                                                                    begin
     s = p ^cin;
                           // blocking
                                                                     process(all)
    cout = g | (p & cin); // blocking
                                                                        variable p, g: STD_LOGIC;
   end
endmodule
                                                                        p := a xor b; -- blocking
                                                                        g := a and b; -- blocking
                                                                         s <= p xor cin;
                                                                        cout \le g or (p and cin);
                                                                      end process;
                                                                    end;
```

Slide derived from Harris & Harris book

31

Case Statement

HDL Example 4.24 SEVEN-SEGMENT DISPLAY DECODER

```
SystemVerilog
library [EEE; use [EEE.STD_LOGIC_1164.all;
                                                                                        entity seven_seg_decoder is
  always_comb
                                                                                           port(data: in STD_LOGIC_VECTOR(3 downto 0);
    case(data)
                                                                                                  segments: out STD_LOGIC_VECTOR(6 downto 0));
                  segments = 7'b111_1110;
      0:
                  segments = 7'b011_0000;
                                                                                         architecture synth of seven_seg_decoder is
                  segments = 7'bll0_ll01;
                  segments = 7'blll_1001;
                                                                                          process(all) begin
                 segments = 7'b011_0011;
      4:
                                                                                              case data is
                 segments = 7'b101_1011;
                                                                                                when X"0" => segments <= "1111110";
when X"1" => segments <= "0110000";
when X"2" => segments <= "1011011";
when X"3" => segments <= "1111001";
                 segments = 7'b101_1111;
                  segments = 7'b111_0000;
                 segments = 7'blll_llll;
segments = 7'blll_0011;
                                                                                                 when X"4" =>
                                                                                                                   segments <= "0110011";
       default: segments = 7'b000_0000;
                                                                                                when X 4 => segments <= 1110011;
when X"5" => segments <= "1011011";
when X"6" => segments <= "10110111";
when X"7" => segments <= "1110000";
when X"8" => segments <= "1111111";</pre>
    endcase
endmodule
                                                                                                 when X"9" \Rightarrow segments <= "lll00ll";
                                                                                                 when others \Rightarrow segments \leftarrow "00000000";
                                                                                              end case:
                                                                                           end process;
```




Figure 4.20 sevenseg synthesized circuit

Case Statement

HDL Example 4.25 3:8 DECODER

SystemVerilog module decoder3_8(input logic [2:0] a, library IEEE; use IEEE.STD_LOGIC_1164.all; output logic [7:0] y); entity decoder3_8 is always_comb port(a: in STD_LOGIC_VECTOR(2 downto 0); case(a) y: out STD_LOGIC_VECTOR(7 downto 0)); 3'b000: y = 8'b00000001; 3'b001: y = 8'b00000010; 3'b010: y=8'b00000100; 3'b011: y=8'b00001000; 3'b100: y=8'b00010000; architecture synth of decoder3_8 is begin process(all) begin 3'b101: y = 8'b00100000; caseais when "000" \Rightarrow y \leq = "00000001"; 3'b110: y = 8'b010000000;when "000" => y <= "00000001"; when "010" => y <= "000000100"; when "010" => y <= "000001000"; when "011" => y <= "00001000"; 3'blll: y = 8'bl00000000; default: y = 8'bxxxxxxxx; when "100" \Rightarrow y < "00010000"; when "101" \Rightarrow y < "001000000"; when "110" \Rightarrow y < "01000000"; when "111" \Rightarrow y < "10000000"; when "111" \Rightarrow y < "100000000"; endmodule v38 when others \Rightarrow y \leq "XXXXXXXX"; end case; end process; end;


Slide derived from Harris & Harris book

Figure 4.21 decoder 3_8 synthesized circuit

More If-Then-Else

HDL Example 4.26 PRIORITY CIRCUIT

```
SystemVerilog
module priorityckt(input logic [3:0] a,
                                                                                   library IEEE; use IEEE.STD_LOGIC_1164.all;
                       output logic [3:0] y);
                                                                                   entity priorityckt is
                                                                                    port(a: in STD_LOGIC_VECTOR(3 downto 0);
  always_comb
                                                                                           y: out STD_LOGIC_VECTOR(3 downto 0));
            (a[3]) y \le 4'b1000;
    else if (a[2]) y <= 4'b0100;
else if (a[1]) y <= 4'b0010;
                                                                                   architecture synth of priorityckt is
    else if (a[0]) y <= 4'b0000;
else y <= 4'b0000;
                                                                                   begin
                                                                                     process(all) begin
endmodule
                                                                                       if a(3) then y <= "1000"; elsif a(2) then y <= "0100"; elsif a(1) then y <= "0010";
                                                                                       elsif a(0) then y \le "0001";
                                                                                                          y <= "0000";
                                                                                      end if;
                                                                                     end process;
                                                                                   end;
```




Casez Statement

HDL Example 4.27 PRIORITY CIRCUIT USING DON'T CARES

SystemVerilog

ibrary IEEE; use IEEE.STD_LOGIC_1164.all; entity priority_casez is port(a: in STD_LOGIC_VECTOR(3 downto 0); y: out STD_LOGIC_VECTOR(3 downto 0)); end; architecture dontcare of priority_casez is begin process(all) begin case? a is when "1---" => y <= "1000"; when "01--" => y <= "0100"; when "001" => y <= "0010"; when "001" => y <= "0001"; when "001" => y <= "0001"; when others=> y <= "0000"; </pre>



end case?; end process;

Figure 4.23 priority_casez synthesized circuit

Slide derived from Harris & Harris book

35

Blocking vs. Non-Blocking

BLOCKING AND NONBLOCKING ASSIGNMENT GUIDELINES

SystemVerilog

Use always_ff @(posedge clk) and nonblocking assignments to model synchronous sequential logic.

```
always_ff@(posedge clk)
begin
  nl <= d; // nonblocking
  q <= nl; // nonblocking
end</pre>
```

2. Use continuous assignments to model simple combinational logic.

```
assign y = s ? dl : d0;
```

Use always_comb and blocking assignments to model more complicated combinational logic where the always statement is helpful.

```
always_comb
begin
    p = a ^ b; // blocking
    g = a & b; // blocking
    s = p ^ cin;
    cout = g | (p & cin);
end
```

 Do not make assignments to the same signal in more than one always statement or continuous assignment statement.

VHD

 Use process(clk) and nonblocking assignments to model synchronous sequential logic.

```
\label{eq:process} \begin{split} & \text{process(clk) begin} \\ & \text{if rising\_edge(clk) then} \\ & \text{nl} <= d; -- \text{nonblocking} \\ & \text{q} <= \text{nl}; -- \text{nonblocking} \\ & \text{end if;} \\ & \text{end process;} \end{split}
```

Use concurrent assignments outside process statements to model simple combinational logic.

```
y \le d0 when s = '0' else d1;
```

 Use process(all) to model more complicated combinational logic where the process is helpful. Use blocking assignments for internal variables.

```
process(all)
  variable p, g: STD_LOGIC;
begin
  p := a xor b; -- blocking
  g := a and b; -- blocking
  s <= p xor cin;
  cout <= g or (p and cin);
end process;</pre>
```

 Do not make assignments to the same variable in more than one process or concurrent assignment statement.

Finite State Machine

HDL Example 4.31 PATTERN RECOGNIZER MOORE FSM

module patternMoore(input logic clk, input logic reset, input logica, output logic y); typedef enum logic [1:0] (SO, S1, S2) statetype; statetype state, nextstate: // state register always_ff@(posedge clk, posedge reset) if (reset) state <= SO; state <= nextstate; // next state logic always_comb case (state) SO: if (a) nextstate = SO; else nextstate = S1; S1: if (a) nextstate = S2; else nextstate=S1; S2: if (a) nextstate=S0; else nextstate=S1; default: nextstate = SO; endcase // output logic assign y = (state = = S2); endmodule




Figure 4.26 patternMoore synthesized circuit

Slide derived from Harris & Harris book



37

Parameterized Modules

HDL Example 4.34 PARAMETERIZED N-BIT 2:1 MULTIPLEXERS

```
#(parameter width = 8)
(input logic [width 1:0] d0, d1,
input logic s,
output logic [width 1:0] y);
assign y = s ? d1 : d0;
endmodule

module mux4_8(input logic [7:0] d0, d1, d2, d3,
input logic [1:0] s,
output logic [7:0] y);
logic [7:0] low, hi;
mux2 lowmux(d0, d1, s[0], low);
mux2 himux(d2, d3, s[0], hi);
mux2 outmux(1ow, hi, s[1], y);
endmodule
```

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity mux2 is
 generic(width: integer := 8);
  d1: in STD_LOGIC_VECTOR(width 1 downto 0);
   s: in STD_LOGIC;
   y: out STD_LOGIC_VECTOR(width 1 downto 0));
architecture synth of mux2 is
begin
 y \le dl when s else d0;
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity mux4 8 is
 port(d0, d1, d2,
      d3: in STD_LOGIC_VECTOR(7 downto 0);
       s: in STD_LOGIC_VECTOR(1 downto 0);
       y: out STD_LOGIC_VECTOR(7 downto 0));
end:
architecture struct of mux4_8 is
 component mux2
   generic(width: integer := 8);
        dl: in STD_LOGIC_VECTOR(width 1 downto 0);
        s: in STD_LOGIC;
        y: out STD_LOGIC_VECTOR(width 1 downto 0));
 end component;
 signal low, hi: STD_LOGIC_VECTOR(7 downto D);
 lowmux: mux2 port map(d0, d1, s(0), low);
 himux: mux2 port map(d2, d3, s(0), hi);
  outmux: mux2 port map(low, hi, s(l), y);
```

Parameterized Modules

HDL Example 4.34 PARAMETERIZED N-BIT 2:1 MULTIPLEXERS




Figure 4.29 mux4_12 synthesized circuit

```
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity mux4_12is
 port(d0, d1, d2,
      d3: in STD_LOGIC_VECTOR(7 downto 0);
s: in STD_LOGIC_VECTOR(1 downto 0);
       y: out STD_LOGIC_VECTOR(7 downto 0));
end;
architecture struct of mux4_12is
 component mux2
generic(width: integer := 8);
        d1: in STD_LOGIC_VECTOR(width 1 downto 0);
        s: in STD_LOGIC;
y: out STD_LOGIC_VECTOR(width 1 downto 0));
 end component;
 signal low, hi: STD_LOGIC_VECTOR(7 downto D);
himux: mux2 generic map(12)
             port map(d2, d3, s(0), hi);
```