

Lecture 7: Projects 2 and 3

UC San Diego

JACOBS SCHOOL OF ENGINEERING
Electrical and Computer Engineering


byte_rotation.sv

```
module byte_rotation(input logic clk, reset_n, start,
    input logic [15:0] message_addr, size, output_addr,
    output logic done, mem_clk, mem_we,
    output logic [15:0] mem_addr,
    output logic [31:0] mem_write_data,
    input logic [31:0] mem_read_data);
enum logic [2:0] {IDLE=3'b000,STEP1=3'b001,
    STEP2=3'b010,STEP3=3'b011,STEP4=3'b100} state;
logic [15:0] count; // address counter

function logic [31:0] byte_rotate(input logic [31:0] val);
    byte_rotate={val[23:16],val[15:8],val[7:0],val[31:24]};
endfunction

assign mem_clk = clk;
always_ff @(posedge clk, negedge reset_n) begin
    if (!reset_n) begin
        state <= IDLE;
        done <= 0;
    end else
        case (state)
            IDLE: // start
                if (start) begin
                    count <= 0;
                    state <= STEP1;
                end
```

```
STEP1: begin // initiate READ command
    mem_we <= 0;
    mem_addr <= message_addr + count;
    state <= STEP2;
end
STEP2: // SKIP A STATE
    state <= STEP3;
STEP3: begin // initiate WRITE command
    mem_we <= 1;
    mem_addr <= output_addr + count;
    mem_write_data <= byte_rotate(mem_read_data);
    count <= count + 1;
    state <= STEP4;
end
STEP4: begin // ANOTHER STATE TO CHECK COUNT
    if (count == size) begin
        done <= 1;
        state <= IDLE;
    end else begin
        state <= STEP1;
    end
end
endcase
end
endmodule
```



```

module byte_rotation( ... );
...
always_ff @(posedge clk, negedge reset_n) begin
  if (!reset_n) begin
    state <= IDLE;
    done <= 0;
  end else
    case (state)
      IDLE: // start
        if (start) begin // READ 0
          mem_we <= 0;
          mem_addr <= message_addr;
          rc <= 1;
          wc <= 0;
          state <= STEP2;
        end
        STEP1: begin // READ 0
          mem_we <= 0;
          mem_addr <= message_addr + rc;
          rc <= rc + 1;
          state <= STEP2;
        end
        STEP2: begin // READ 1
          mem_we <= 0;
          mem_addr <= message_addr + rc;
          rc <= rc + 1;
          state <= STEP3;
        end
        STEP3: begin // WRITE 0
          mem_we <= 1;
          mem_addr <= output_addr + wc;
          mem_write_data <= byte_rotate(mem_read_data);
          wc <= wc + 1;
          if ((wc + 1) < size) begin
            state <= STEP4;
          end else begin
            state <= DONE;
          end
        end
        STEP4: begin // WRITE 1
          mem_we <= 1;
          mem_addr <= output_addr + wc;
          mem_write_data <= byte_rotate(mem_read_data);
          wc <= wc + 1;
          if ((wc + 1) < size) begin
            state <= STEP1;
          end else begin
            state <= DONE;
          end
        end
        DONE: begin
          done <= 1;
          state <= IDLE;
        end
      endcase
    end
  end
endmodule

```

3

Enum vs. Parameters

- enum with specified encodings

```
enum logic [1:0] {IDLE=2'b00,STEP1=2'b01,STEP2=2'b10,STEP3=2'b11} state;
```

- enum with default encodings

```
// default encodings: IDLE=2'b00,STEP1=2'b01,STEP2=2'b10,STEP3=2'b11
enum logic [1:0] {IDLE, STEP1, STEP2, STEP3} state;
```

- parameters treated as “constants”

```
parameter IDLE=2'b00, STEP1=2'b01, STEP2=2'b10, STEP3=2'b11;
logic [1:0] state;
```


- enum vs. parameters
 - enum will enforce unique codes, but cannot logically manipulate each bit (e.g., cannot say !state[0]&!state[1])
 - parameters are just constants, but no compiler checks

4

Optimizing SHA256

Each SHA256 Round

- There is really only one set of {A, B, C, D, E, F, G, H} registers.
 $S_0 = (A \text{ rightrotate } 2) \text{ xor } (A \text{ rightrotate } 13) \text{ xor } (A \text{ rightrotate } 22)$
 $\text{maj} = (A \text{ and } B) \text{ xor } (A \text{ and } C) \text{ xor } (B \text{ and } C)$
 $t_2 = S_0 + \text{maj}$
 $S_1 = (E \text{ rightrotate } 6) \text{ xor } (E \text{ rightrotate } 11) \text{ xor } (E \text{ rightrotate } 25)$
 $\text{ch} = (E \text{ and } F) \text{ xor } ((\text{not } E) \text{ and } G)$
 $t_1 = H + S_1 + \text{ch} + K_t + W_t$
 $(A, B, C, D, E, F, G, H) = (t_1 + t_2, A, B, C, D + t_1, E, F, G)$



SHA256 logic


```
function logic [255:0] sha256_op(input logic [31:0] a, b, c, d, e, f, g, h, w, k);
    logic [31:0] S1, S0, ch, maj, t1, t2; // internal signals
begin
    S1 = rightrotate(e, 6) ^ rightrotate(e, 11) ^ rightrotate(e, 25);
    ch = (e & f) ^ ((~e) & g);
    t1 = ch + S1 + h + k + w;
    S0 = rightrotate(a, 2) ^ rightrotate(a, 13) ^ rightrotate(a, 22);
    maj = (a & b) ^ (a & c) ^ (b & c);
    t2 = maj + S0;
    sha256_op = {t1 + t2, a, b, c, d + t1, e, f, g};
end
endfunction

always_ff @(...) begin
    if (!reset_n) begin
        ...
    end else case(state)
        ...
        COMPUTE: begin
            ...
            {a, b, c, d, e, f, g, h} <= sha256_op(a, b, c, d, e, f, g, h, w, k[t]);
            ...
        end
        ...
    endcase
end
```

7

Critical Path

```
function logic [255:0] sha256_op(input logic [31:0] a, b, c, d, e, f, g, h, w, k);
    logic [31:0] S1, S0, ch, maj, t1, t2; // internal signals
begin
    S1 = rightrotate(e, 6) ^ rightrotate(e, 11) ^ rightrotate(e, 25);
    ch = (e & f) ^ ((~e) & g);
    t1 = ch + S1 + h + k + w;
    S0 = rightrotate(a, 2) ^ rightrotate(a, 13) ^ rightrotate(a, 22);
    maj = (a & b) ^ (a & c) ^ (b & c);
    t2 = maj + S0;
    sha256_op = {t1 + t2, a, b, c, d + t1, e, f, g};
end
endfunction
```



8

Hints for W[n] array

- For $16 \leq t \leq 63$

$s_0 = (W_{t-15} \text{ rightrotate } 7) \text{ xor } (W_{t-15} \text{ rightrotate } 18) \text{ xor } (W_{t-15} \text{ rightshift } 3)$

$s_1 = (W_{t-2} \text{ rightrotate } 17) \text{ xor } (W_{t-2} \text{ rightrotate } 19) \text{ xor } (W_{t-2} \text{ rightshift } 10)$

$W_t = W_{t-16} + s_0 + W_{t-7} + s_1$

- A straightforward way to implement SHA256 is to use an array of **64 32-bit words** to implement W_t

```
logic [31:0] w[64];
```

then compute a new W_t as follows:

```
function logic [31:0] wtnew; // function with no inputs
```

```
    logic [31:0] s0, s1;
```

```
    s0 = rrot(w[t-15],7)^rrot(w[t-15],18)^(w[t-15]>>3);
```

```
    s1 = rrot(w[t-2],17)^rrot(w[t-2],19)^(w[t-2]>>10);
```

```
    wtnew = w[t-16] + s0 + w[t-7] + s1;
```

```
endfunction
```

where `rrot` is a function that you can define to implement a circular rotation, but this is very expensive for 2 reasons:

- Need **64 32-bit registers**
- Need **expensive 64:1 multiplexors !!!**

9

Hints for W[n] array


- ```
function logic [31:0] wtnew; // function with no inputs
 logic [31:0] s0, s1;
```

```
 s0 = rrot(w[t-15],7)^rrot(w[t-15],18)^(w[t-15]>>3);
```

```
 s1 = rrot(w[t-2],17)^rrot(w[t-2],19)^(w[t-2]>>10);
```

```
 wtnew = w[t-16] + s0 + w[t-7] + s1;
```

```
endfunction
```



10

# Hints for W[n] array

- We can do the following (i.e, “t-15” is “i = MAX – 15 = 1” for MAX = 16, so therefore  $W_{t-15}$  would be  $w[1]$ ). Then

```


function logic [31:0] wtnew; // function with no inputs
 logic [31:0] s0, s1;

```

```

 s0 = rrot(w[1],7)^rrot(w[1],18)^(w[1]>>3);
 s1 = rrot(w[14],17)^rrot(w[14],19)^(w[14]>>10);
 wtnew = w[0] + s0 + w[9] + s1;
endfunction

```



11


# Hints for W[n] array

- Can just write

```

for (int n = 0; n < 15; n++) w[n] <= w[n+1]; // just wires
w[15] <= wtnew();

```



12

# Possible Results

- A reasonable “median” target:
  - #ALUTs = 1768, #Registers = 1209, Area = 2977
  - Fmax = 107.97 MHz, #Cycles = 147
  - Delay (microsecs) = 1.361, Area\*Delay (millesec\*area) = 4.053
- With pre-computation of wt:
  - #ALUTs = 1140, #Registers = 1109, Area = 2249
  - Fmax = 155.23 MHz, #Cycles = 149
  - Delay (microsecs) = 0.960, Area\*Delay (millesec\*area) = 2.159
- Possible to achieve faster Fmax if we pre-compute other parts of the SHA256 logic (more aggressive pipelining)
- Possible to achieve smaller Area\*Delay as well

13

## More Aggressive Pipelining


```
function logic [255:0] sha256_op(input logic [31:0] a, b, c, d, e, f, g, h, w, k);
 logic [31:0] S1, S0, ch, maj, t1, t2; // internal signals
begin
 S1 = rightrotate(e, 6) ^ rightrotate(e, 11) ^ rightrotate(e, 25);
 ch = (e & f) ^ ((~e) & g);
 t1 = ch + S1 + h + k + w;
 S0 = rightrotate(a, 2) ^ rightrotate(a, 13) ^ rightrotate(a, 22);
 maj = (a & b) ^ (a & c) ^ (b & c);
 t2 = maj + S0;
 sha256_op = {t1 + t2, a, b, c, d + t1, e, f, g};
end
endfunction
```

$\underbrace{\hspace{10em}}_{\text{next "a"}} \qquad \underbrace{\hspace{10em}}_{\text{next "e"}}$

- In general, hard to pipeline this logic because next “ $\underline{a} = t1 + t2$ ” is dependent on itself: i.e.,  $t2 = \text{maj} + S0$ ,  $\text{maj} = (\underline{a} \& b) \dots$ ,  $S0 = \text{rightrotate}(\underline{a}, 2) \dots$
- Also hard because next “ $\underline{e} = d + t1$ ” is dependent on itself: i.e.,  $t1 = \text{ch} + S1$ ,  $\text{ch} = (\underline{e} \& f) \dots$ ,  $S1 = \text{rightrotate}(\underline{e}, 6) \dots$

14

# Critical Path



15

## More Aggressive Pipelining

```
function logic [255:0] sha256_op(input logic [31:0] a, b, c, d, e, f, g, h, w, k);
 logic [31:0] S1, S0, ch, maj, t1, t2; // internal signals
begin
 S1 = rightrotate(e, 6) ^ rightrotate(e, 11) ^ rightrotate(e, 25);
 ch = (e & f) ^ ((~e) & g);
 t1 = ch + S1 + h + k + w;
 S0 = rightrotate(a, 2) ^ rightrotate(a, 13) ^ rightrotate(a, 22);
 maj = (a & b) ^ (a & c) ^ (b & c);
 t2 = maj + S0;
 sha256_op = {t1 + t2, a, b, c, d + t1, e, f, g};
end
endfunction
```

"k" and "w" are not dependent on a, b, c, d, e, f, g, h

Therefore, they can be computed one cycle ahead, but you then have to compute "w" **2 cycles ahead** and use k[t+1] in the pre-computation.


You will need to figure out for yourself how to implement this in SystemVerilog.

16



# More Aggressive Pipelining

```
function logic [255:0] sha256_op(input logic [31:0] a, b, c, d, e, f, g, h, w, k);
 logic [31:0] S1, S0, ch, maj, t1, t2; // internal signals
begin
 S1 = rightrotate(e, 6) ^ rightrotate(e, 11) ^ rightrotate(e, 25);
 ch = (e & f) ^ ((~e) & g);
 t1 = ch + S1 + h + k + w;
 S0 = rightrotate(a, 2) ^ rightrotate(a, 13) ^ rightrotate(a, 22);
 maj = (a & b) ^ (a & c) ^ (b & c);
 t2 = maj + S0;
 sha256_op = {t1 + t2, a, b, c, d + t1, e, f, g};
end
endfunction
```



We can be more aggressive. Next "h" is equal to "g", but "h" is not dependent on itself.

Hint: need "h" one cycle ahead.

You will need to figure out for yourself how to implement this in SystemVerilog.