Lecture 3: Continuation of SystemVerilog



Last Lecture


 Talked about combinational logic always statements. e.g.,

endmodule

This Lecture

- Talk about "clocked always statements", which generate combinational logic gates and flip-flops
- Unfortunately, SystemVerilog does not have welldefined semantics for describing flip-flops and finite state machines (FSMs)
- Instead, SystemVerilog relies on idioms to describe flip-flops and FSMs (i.e., the use of coding templates that synthesis tools will interpret to mean flip-flops and FSMs)
- If you do not follow these "templates", your code may still simulate correctly, but may produce incorrect hardware

D Flip-Flop




3

Resettable D Flip-Flop

```
module flopr(input
                       logic
                                      clk,
               input
                       logic
                                      reset,
               input logic [3:0] d,
               output logic [3:0] q);
  // synchronous reset
  always ff @(posedge clk)
    if (reset) q <= 4'b0; <
                                       Using this "template", the "if" part
                                       specifies the "reset" condition, and
    else
                 q \ll d;
                                       the "else" part specifies what gets
                                       stored "q" after next clk tick
endmodule
```

 Synthesis tools will recognize this "template"



Slide derived from slides by Harris & Harris from their book

5

Resettable D Flip-Flop

```
module flopr(input
                      logic
                                    clk,
              input logic
                                    reset,
                      logic [3:0] d,
              input
              output logic [3:0] q);
  // asynchronous reset
  always ff @(posedge clk, posedge reset)
    if (reset) q <= 4'b0;
                                          By specifying the "reset"
                q \ll d;
    else
                                          signal here, synthesis tools
                                          will understand the if-then-
endmodule
                                          else template matches to
                                          an asynchronously
                                          resettable D-FF
```

D[3:0] Q[3:0]

R

q[3:0]

d[3:0]

reset

Again this works because

synthesis tools recognize

this template.

Resettable D Flip-Flop

```
module flopr n(input
                        logic
                                        clk,
                 input logic
                                        reset n,
                 input logic [3:0] d,
                 output logic [3:0] q);
  // asynchronous reset
  always ff @(posedge clk, negedge reset n)
    if (!reset n) q <= 4'b0;
                                           By specifying the "negedge
                 q \ll d;
    else
                                           reset n" signal here,
                                            synthesis tools will
endmodule
                                            asynchronously resettable
                                            D-FFs that are reset on the
                                           "falling" edge of reset n
                          [3:0] [3:0] q[3:0]
            D[3:0] Q[3:0]
                                           The template requires the if-
```

Slide derived from slides by Harris & Harris from their book

R

Q

q[3:0]

clk

reset n


d[3:0]

7

then-else to use

if (!reset n) ... else


Creating logic gates + FFs



Clocked always statements

```
module ex5(input logic clk,
                        input logic a, b, c,
                       output logic f);
            logic t;
            always ff @(posedge clk)
            begin
       D-FF f t <= a & b; \leftarrow LHS stores output of AND-gate to "t" register
produced for f \le t \in C; \leftarrow RHS reads from "t" register
   "t" and "f"
            end
         endmodule
 b
                                                                   f~reg0
                                                 f
                                 t
                                                                   >CLK
  LHS goes into FF -
                                                   RHS taken
                                                   from FF
clk
                              >CLK
                                                   output
```

Clocked always statements




9

Clocked always statements

```
module ex7 (input logic
                                  clk, reset n, op,
             input logic [3:0] x,
            output logic [3:0] dataout);
  always ff @ (posedge clk, negedge reset n)
  begin
                                 this if part specifies how registers should be initialized
    if (!reset n)
         dataout <= 4'b0000; ←
    else
         if (op)
             dataout <= dataout + x;</pre>
             dataout <= dataout - x;</pre>
  end
endmodule
```

- this else part specifies how registers should be updated at each cycle.
- all "outputs" (LHS) are stored in a register in a clocked always stmt. LHS specifies "new" value that will be stored after next clk tick.
- should use "<=" instead of "=", which means on the RHS, the value is the "current" value of the register.



Clocked always statements

```
module ex8 (input logic clk, reset n, op,
               input logic [3:0] x,
              output logic [3:0] dataout);
  logic [3:0] y, z;
  always ff@(posedge clk, negedge reset n)
                                                      always ff@(posedge clk, negedge reset n)
  begin
                                                       if (!reset n) begin
  if (!reset n)
                                                         dataout <= 4'b0000;
       y <= 4'b0000;
                                                         z \le 4'b0000;
  else
                                                       end else begin
     if (op)
                                                         z \leftarrow y + 1; \leftarrow writes to "z" reg
       y \le y + x;
                                                         dataout <= dataout + z; ← reads from "z" reg
     else
                                                       end
       y \le y - x;
                                                    endmodule
  end
                  1<sup>st</sup> always stmt
                                                                      2<sup>nd</sup> always stmt
                                                              writes to "z" reg
                                         y[3..0]
                                                                                   dataout[3..0]~reg0
                                                                z[3..0]
                                                                                                dataout[3..0]
x[3..0]
                                                                           ADDER
                            MUX21
                                       output from clocked
                                                              reads from "z" reg
                                       always stmt is
                                       output of reg.
```

Mixing statements


```
module ex9 (input logic clk, reset n, op,
             input logic [3:0] x,
            output logic [3:0] dataout);
 logic [3:0] y, z;
 assign z = y + 1;
 assign dataout = z + 1;
 always ff@(posedge clk, negedge reset n)
 begin
 if (!reset n)
  y \le 4 b0000;
 else
  if (op)
                                always ff statement
                                                                   the 2 assign statements
    y \le y + x;
                                                                         takes most recent
    y \le y - x;
                                                                         value of "z"
 end
                                                                           Add1
endmodule
                                                                           ADDER
                              Add3
               reset n
                                                                                           13
```

Mixing statements

```
module ex10 (input logic clk, reset n, op,
                                                       same behavior as ex9, but using always_comb
               input logic [3:0] x,
                                                       instead of 2 assign statements
              output logic [3:0] dataout);
 logic [3:0] y, z;
 always comb
 begin
                           should use "=" in comb. logic always
                           stmts. no reg. RHS just takes
   dataout = z + 1;
                           output from the previous eqn.
 always ff@(posedge clk, negedge reset n)
 begin
 if (!reset n)
                              The 2<sup>nd</sup> always_ff statement
                                                                     The 1st always_comb statement
  y \le 4 b0000;
 else
                                                                              takes =st recent
  if (op)
                                                                              value of "z"
  y \le y + x;
                                                                                 Add3
  else
                                                                                              dataout[3..0]
   y <= y - x;^{x[3..0]}
                                             MUX21
                                Add1
endmodule
               reset n
                                                                                                  14
```

Last Lecture: Divide by 3 FSM

Output should be "1" every 3 clock cycles




The double circle indicates the reset state

Slide derived from slides by Harris & Harris from their book

15

Finite State Machines (FSMs)

A simple Moore machine looks like the following



FSM Example in SystemVerilog

```
module divideby3FSM (input logic clk, reset n,
                    output logic q);
  enum logic [1:0] {S0=2'b00, S1=2'b01, S2=2'b10} state; // declare states as enum
  // next state logic and state register
  always ff @(posedge clk, negedge reset_n)
  begin
    if (!reset n)
     state <= S0;
    else begin
     case (state)
       S0: state <= S1; state transition graph is the same
       S1: state <= S2; - thing as a state transition table, which
        S2: state <= S0; can be specify as a case statement
    end
  end
  // output logic
  assign q = (state == S0); ← output is "1" every clock cycles when we are in state S0
endmodule
```