
Lecture 4: Continuation of SystemVerilog



Last Lecture: Divide by 3 FSM


• Output should be "1" every 3 clock cycles



The double circle indicates the reset state

Finite State Machines (FSMs)

A simple Moore machine looks like the following



Slide derived from slides by Harris & Harris from their book

3

FSM Example in SystemVerilog


```
module divideby3FSM (input logic clk, reset n,
                    output logic q);
  enum logic [1:0] {S0=2'b00, S1=2'b01, S2=2'b10} state; // declare states as enum
  // next state logic and state register
  always ff @(posedge clk, negedge reset n)
  begin
   if (!reset n)
      state <= S0;
    else begin
      case (state)
                            state transition graph is the same
        S0: state <= S1;
        S1: state <= S2;
                            thing as a state transition table, which
        S2: state <= S0;
                            can be specify as a case statement
      endcase
    end
  end
  // output logic
  assign q = (state == S0); — output is "1" every clock cycles when we are in state S0
endmodule
```

FSM Example in SystemVerilog

```
module divideby3FSM (input logic clk, reset n,
                     output logic q);
  enum logic [1:0] {S0=2'b00, S1=2'b01, S2=2'b10} state; // declare states as enum
                                                  compiler recognizes this "template" should use
  // next state logic and state register
                                                  positive edge-triggered flip-flops w/ negative edge
  always ff @(posedge clk, negedge reset n)
                                                  asynchronous reset should be used.
  begin
    if (!reset n)
                                                                        compiler knows this "if"
      state <= S0;
                                                                        part defines the reset
    else begin
                                                                        values for flip-flops.
      case (state)
        S0: state <= S1;
                                                                     state
        S1: state <= S2;
                                                          next
                                                                                output
        S2: state <= S0;
                                                                      FF
                                                          state
                                                                                            p <
                                                                                 logic
      endcase
                                                          logic
    end
  end
  // output logic
  assign q = (state == S0);
endmodule
```

What asynchronous reset means

 "Negative-edge asynchronous reset" means the following:



6

Continuing with the FSM Example

- What if we want to design the "Divide by 3 FSM" example with just one "always_ff" statement (no separate "assign" statement)?
- Let's assume we still want "q" to be "1" when we are in state "S0".
- Can we put the logic for "q" instead the "always_ff" statement?
- Yes, but a flip-flop will be created for "q"!

FSM Example in SystemVerilog

```
module fsm2 (input logic clk, reset n, output logic q);
   enum logic [1:0] \{S0=2'b00, S1=2'b01, S2=2'b10\} state; // declare states as enum
  always ff @(posedge clk, negedge reset n)
  begin
      if (!reset_n) begin
        state <= S0;
q <= 1;
                                            synthesis will generate D-FFs
                                            for both "state" and "q"
      end else begin
         case (state)
            S0: begin
                    state <= S1;
                     q <= 0;
                  end
            S1: begin
                     state <= S2;
                     q <= 0;
                  end
                     \begin{array}{c} \text{state} <= \text{S0}; \\ \text{q} <= 1; \\ \text{nd} \end{array} \right\} \quad \begin{array}{c} \text{in order to have the output "q" = 1 when "state"} \\ \text{is in S0, have to set the D-FF for "q" in S2 so that} \\ \text{the output "q" = 1 when "state" gets to S0.} \end{array} 
         endcase
      end
   end
endmodule
```

FSM Example in SystemVerilog


```
module fsm2 (input logic clk, reset_n, output logic q);
enum logic [1:0] {S0=2'b00, S1=2'b01, S2=2'b10} state; // declare states as enum
```

```
always_ff @(posedge clk, negedge reset_n)
 begin
    if (!reset n) begin
                                                                             compiler knows this "if"
      state <= S0;
                                                                             part defines the reset
     q <= 1;
                                                                             values for flip-flops.
    end else begin
      case (state)
        S0: begin
                                                                                state
               state <= S1;
                                                                     next
               q <= 0;
             end
                                                                                 FF
                                                                    state
        S1: begin
                                                                     logic
              state <= S2;
               q \ll 0;
            end
        S2: begin
              state <= S0;
                                                                  logic for
                                                                                 FF
               q <= 1;
                                                                     "q"
             end
      endcase
 end
endmodule
```

RTL Example

```
module rtl example (input logic clk, reset n,
                                                         always ff@(posedge clk, negedge reset n)
                    input logic [7:0] a, b,
                                                        if (!reset n) begin
                   output logic [7:0] f, count);
                                                         count <= 0;
                                                           c <= 0; // this c is different than function</pre>
  // default encoding: s0=2'b00, s1=2'b01, s2=2'b10
                                                          state <= s0;
  enum logic [1:0] {s0, s1, s2} state;
                                                         end else begin
  logic [7:0] c, t;
                                                           case (state)
                                                           s0: begin
                                                                 count <= 0;
  function logic [7:0] myinc(input logic [7:0] x);
    logic [7:0] sum;
                                                                 c <= 0;
    logic c; // this is an internal c
                                                                 state <= s1;
  begin
                                                               end
    c = 1;
                                                           s1: begin
    for (int i = 0; i < 8; i++) begin
                                                                 count <= count + 1;</pre>
        sum[i] = x[i] ^ c;
                                                                 c \le a + b;
                                                                 state <= s2;
        c = c & x[i];
    end
    myinc = sum;
                                                           s2: begin
                                                                 count <= myinc(count);</pre>
  end
                                                                c \le a - b;
  endfunction
                                                                 state <= s0;
  always_comb
                                                               end
  begin
                                                           endcase
    t = c << 1;
                                                         end
    f = t + 1;
                                                       endmodule
  end
```

RTL Example



Fibonacci Calculator

- F(0) = 0, F(1) = 1
- F(n) = F(n-1) + F(n-2), when n > 1
- Examples:

$$F_0$$
 F_1 F_2 F_3 F_4 F_5 F_6 F_7 F_8 F_9
0 1 1 2 3 5 8 13 21 34

Fibonacci Calculator

- Design a FSM with the interface below.
- input sis "n", and fibo out is "F(n)".
- Wait in IDLE state until begin fibo.
- When testbench sees done==1, it will check if fibo_out==
 F(input s).

```
module fibonacci calculator (input logic clk, reset n,
                               input logic [4:0] input s,
                               input logic begin fibo,
                              output logic [15:0] fibo out,
                              output logic done);
  always ff @(posedge clk, negedge reset n)
  begin
                             clk
                                                              → fibo_out
                                           fibonacci
  end
                         reset n
                                           calculator
endmodule
                          input s
                                                              → done
                       begiin_fibo
                                                                     13
```

Fibonacci Calculator

Basic idea is to introduce 3 registers:

```
logic [4:0] counter;
logic [15:0] R0, R1;
```

Set loop counter to "n"

```
counter <= input_s;</pre>
```

 Repeat as long as counter is greater than 1 since we already know what F(0) and F(1) are:

```
counter <= counter - 1;
R0 <= R0 + R1;
R1 <= R0;</pre>
```

Finally, set output to "F(n)"

```
done <= 1;
fibo out <= R0;</pre>
```

Fibonacci Calculator

```
module fibonacci calculator (input logic clk, reset n,
                              input logic [4:0] input s,
                               input logic begin fibo,
                              output logic [15:0] fibo out,
                              output logic done);
  enum logic [1:0] {IDLE=2'b00, COMPUTE=2'b01, DONE=2'b10} state;
  logic [4:0] count;
  logic [15:0] R0, R1;
                                                                             COMPUTE:
                                                                                if (count > 1) begin
  always ff @(posedge clk, negedge reset n)
                                                                                  count <= count - 1;</pre>
  begin
                                                                                  R0 <= R0 + R1;
    if (!reset_n) begin
                                                                                  R1 <= R0;
      state <= IDLE;</pre>
                                                                                end else begin
      done <= 0;
                                                                                  state <= DONE;
    end else
                                                                                  done <= 1;
      case (state)
                                                                                 fibo out <= R0;
        IDLE:
                                                                                end
                                      in clocked always stmts,
          if (begin fibo) begin
                                                                             DONE:
                                      D-FFs keep track of
            count <= input s;</pre>
                                                                                state <= IDLE;</pre>
                                      previous value, so the
            R0 <= 1;
                                                                            endcase
                                      missing "else" part will
            R1 <= 0;
                                                                       end
                                      just keep "state" at
            state <= COMPUTE;</pre>
                                                                     endmodule
                                      IDLE.
          end
                                                                                                     15
```

Fibonacci Calculator

- A three state solution is provided.
- Design it using only 2 states (or fewer) w/o creating flip-flops for fibo_out or done, and should work for n ≥ 1. Hint: use "assign" statements for fibo_out and done.
- Use provided "tb_fibonacci_calculator.sv" to verify your design using ModelSim.
- Synthesize your 2-state "fibonacci_calculator.sv" design using Quartus.

Fibonacci Calculator: 2 States

```
module fibonacci_calculator (...);
  enum logic {IDLE=1'b0, COMPUTE=1'b1} state;
  logic [4:0] count;
  logic [15:0] RO, R1;
  assign done = \dots; // no FF will be generated
  assign fibo out = \dots; // no FF will be generated
  // just update count, RO, R1, state in always ff
  always ff @(posedge clk, negedge reset n)
  begin
    if (!reset_n)
   else case (state)
    IDLE:
    COMPUTE:
    endcase
  end
endmodule
```