Lecture 2: Continuation of **SystemVerilog**




Adder Examples

```
module fulladder (input logic a, b, cin,
                             output logic s, cout);
           logic p, g;
                            // internal nodes
           assign p = a ^ b;
           assign q = a \& b;
           assign s = p ^ cin;
           assign cout = g \mid (p \& cin);
        endmodule
                                                       |s>>
                                               S
                                  g
        cin 2
                                                       cout
                                             cout
                               un1 cout
Slide derived from slides by Harris & Harris from their book
```

Adder Examples

```
/* hierarchical 4-bit adder */
module h4ba(input logic [3:0] A, B,
             input logic carry in,
            output logic [3:0] sum,
            output logic carry out);
  logic carry out 0, carry out 1, carry out 2; // internal signals
  fulladder fa0 (A[0], B[0], carry in, sum[0], carry out 0);
  fulladder fal (A[1], B[1], carry out 0, sum[1], carry out 1);
  fulladder fa2 (A[2], B[2], carry out 1, sum[2], carry out 2);
  fulladder fa3 (A[3], B[3], carry out 2, sum[3], carry out);
                                              each of these is an instantiation
endmodule
                                              of "full_adder"
    fulladder:fa0
                        fulladder:fa1
                                          fulladder:fa2
                                                              fulladder fa3
            cout
                               cout
                                                  cout
                                        cin
                                                                                  3
```

Adder Examples



Numbers

Format: N'Bvalue

N = number of bits, B = base

N'B is optional but recommended (default is decimal)

Number	# Bits	Base	Decimal Equivalent	Stored
3 ' b101	3	binary	5	101
' b11	unsized	binary	3	000011
8 ' b11	8	binary	3	00000011
8'b1010_1011	8	binary	171	10101011
3'd6	3	decimal	6	110
6 ' 042	6	octal	34	100010
8'hAB	8	hexadecimal	171	10101011
42	unsized	decimal	42	000101010

Slide derived from slides by Harris & Harris from their book

5


Bit Manipulations: Example 1

```
assign y = {a[2:1], {3{b[0]}}, a[0], 6'b100_010};

// if y is a 12-bit signal, the above statement produces:
// y = a[2] a[1] b[0] b[0] b[0] a[0] 1 0 0 0 1 0

// underscores (_) are used for formatting only to make
// it easier to read. SystemVerilog ignores them.
```

Bit Manipulations: Example 2



Slide derived from slides by Harris & Harris from their book

More Examples

```
module ex1(input logic [3:0] X, Y, Z,
            input logic a, cin,
           output logic [3:0] R1, R2, R3, Q1, Q2,
           output logic [7:0] P1, P2,
           output logic t, cout);
  assign R1 = X | (Y \& \sim Z); 		 use of bitwise Boolean operators
  assign t = &X; ← example reduction operator
  assign R2 = (a == 1'b0) ? X : Y; ← conditional operator
                           __ example constants
  assign P1 = 8'hff; <
                                              replication, same as {a, a, a, a}
  assign P2 = \{4\{a\}, X[3:2], Y[1:0]\}; example concatenation
  assign {cout, R3} = X + Y + cin;
  assign Q1 = X << 2; ← bit shift operator
  assign Q2 = \{X[1], X[0], 1'b0, 1'b0\}; \leftarrow equivalent bit shift
endmodule
```

7

Combinational logic using always

9


Combinational logic using always

```
module ex3(input logic [3:0] d0, d1,
              input logic
                                      S,
              output logic [3:0] y);
  always comb
  begin
     if(s)
        y = d1;
                    If-then-else translates into a 2:1 multiplexor
        y = d0;
  end
endmodule
                                      [3:0]
                        d0[3:0]
                                                    y[3:0]
                        d1[3:0]
                                         y[3:0]
```

Combinational logic using always

```
/* behaviorial description of a 4-bit adder */
module p4ba(input logic [3:0] A, B,
              input logic carry in,
             output logic [3:0] sum,
             output logic carry out);
  logic [4:0] carry; // internal signal
                                entire "always_comb" block is called an "always
  always comb
                                statement" for combiantional logic
  begin
     carry[0] = carry in;
     for (int i = 0; i < 4; i++) begin
                                                  for loops must have a specified range, simply
       sum[i] = A[i] ^ B[i] ^ carry[i];
                                                  interpreted as "replication".
       carry[i+1] = A[i] & B[i] |
                       A[i] & carry[i] |
                                                  Note we can declare the loop control variable
                       B[i] & carry[i];
                                                  within the for loop
     end
     carry out = carry[4];
                           Verilog calls the use of "=" inside an always statement as a
  end
                           "blocking" assignment. all it means is that the Verilog will "parse"
                           the lines of code inside the always block in "sequential" order in the
endmodule
                           generation of logic. (will make more sense later when we discuss
                           "non-blocking" assignments.)
                                                                                       11
```

Combinational logic using always



Combinational logic using case

```
module sevenseg(input logic [3:0] data,
                 output logic [6:0] segments);
  always comb
    case (data)
      //
                               abc defg
      0: segments =
                            7'b111 1110;
                            7'b011 0000;
      1: segments =
      2: segments =
                            7'b110 1101;
                            7'b111 1001;
      3: segments =
                                                          case statement
                                                          translates into a more
                            7'b011 0011;
      4: segments =
                                                          complex "multiplexor"
                            7'b101 1011;
      5: segments =
                                                          similar to if-then-else
      6: segments =
                            7'b101 1111;
      7: segments =
                            7'b111 0000;
                            7'b111 1111;
      8: segments =
      9: segments =
                            7'b111 0011;
      default: segments = 7'b000 0000; // required
    endcase
endmodule
```

Slide derived from slides by Harris & Harris from their book

13

Combinational logic using case

- case statement implies combinational logic
 only if all possible input combinations described
- Remember to use **default** statement
- Otherwise, compiler will create an "asynchronous latch" to remember previous value: <u>bad</u> because this is not intended!

Combinational logic using casez

```
module priority_casez(input logic [3:0] a, output logic [3:0] y);

always_comb
casez(a)

4'b1???: y = 4'b1000;

4'b01??: y = 4'b0100;

4'b0001: y = 4'b0001;
default: y = 4'b0000;
endcase
endmodule
```

Slide derived from slides by Harris & Harris from their book

15

Nesting

 In general, for loop, if-then-else, and case statements can be "nested". e.g.,

```
for (...)
    if (...)
        case (...)
        ...
        endcase
    else
```

 Compiler will compile from the "inner-most" scope outwards: i.e., it will first produce multiplexor logic for "case" statement, then produce multiplexor logic for the "if-then-else" part, then replicate all that logic based on the number of iterations in the "for loop".

Functions

```
/* adder subtractor */
module add sub(input logic op,
               input logic [3:0] A, B,
               input logic carry_in,
              output logic [3:0] sum,
              output logic carry_out);
   function logic [4:0] adder(input logic [3:0] x, y,
                              input logic cin);
     logic [3:0] s; // internal signals
     logic c;
     c = cin;
     for (int i = 0; i < 4; i++) begin
       s[i] = x[i] ^ y[i] ^ c;
       c = (x[i] \& y[i]) | (c \& x[i]) | (c \& y[i]);
     end
     adder = \{c, s\};
   endfunction
   always_comb
     if (op) // subtraction
       {carry_out, sum} = adder(A, ~B, 1);
     else
       {carry out, sum} = adder(A, B, 0);
endmodule
```

function is like a comb. always statement, but can be called (instantiated) later.