

Dig. logic.



⊕ Literals : จำนวน Gate inputs

Symbols of logic Gates

1. Source (var)  , Output 
2. NOT ($'$)  $\leftrightarrow X'$
3. AND (\cdot)  $\leftrightarrow X \cdot Y$
4. OR ($+$)  $\leftrightarrow X + Y$

bubble ($1 \rightarrow 0$)


⊕ Gates take time!
(Delay)



e.g. $Z = A' \cdot B' \cdot (C + D)$

T_2

T_1




5. Not And (NAND)  $\leftrightarrow (X \cdot Y)', \overline{X \cdot Y}$

6. Not Or (NOR)  $\leftrightarrow (X + Y)', \overline{X + Y}$

7. Exclusive OR (XOR)  $\leftrightarrow (X \oplus Y)', \overline{X \oplus Y}$

$\vdash X \oplus Y$




Black box

$(X \cdot Y)' \cdot (X + Y)$

$\equiv (X' + Y') \cdot (X + Y)$

8. Exclusive NOR (XNOR)  $\leftrightarrow (X \oplus Y)', \overline{X \oplus Y}$

- Goals :
- Reduce - literals
 - Gates
 - Lvl. of Gates (จำนวนชั้นๆ กัน $\square \rightarrow \gamma_l$)
 - Fan-in (จำนวน inp. ที่ gate รับไป ต่อ) $\exists D = 2$
 - Fan-out (จำนวน out. ที่ gate ปล่อยออกมานะ) $\exists D = 3$
- 
- Optimization

Faster, Min. Delay, Costs, Heat, Pow. Consumption, Size

\downarrow transistor wait \Downarrow cable length

Variables : A, B, C

Literals : จำนวนตัวแปร $(A + AB)(AA')$, # = 5

Canonical Form (संकेतिक रूप : गुणनखंडीय रूप)

(SOP)

- Sum of Products

desired output.

eg.

A	B	C	→	F	F'
0	0	0		0	1
0	0	1		0	1
0	1	0		0	1
0	1	1		1	0
1	0	0		1	0
1	0	1		1	0
1	1	0		1	0
1	1	1		1	0

$A'B'C'$
 $A'B'C$
 $A'BC$
 $A'BC'$

$A'BC$
 $AB'C'$
 $AB'C$
 ABC'
 ABC

$$\therefore F = A'B'C + ABC' + AB'C + ABC' + ABC \rightarrow \bar{F} \text{ to DeMorgan's}$$

$$F' = A'B'C' + A'B'C + A'BC'$$

$$F = (F')' = (A+B+C)(A+B+C')(A+B'+C) \rightarrow \text{"Product of Sums"}$$

प्रारम्भिक मिन्टर्म्स (प्रारम्भिक वर्तमान, m) फ्रॅटियल के रूप में (products)

$$\rightarrow F(A, B, C) = m_3 + m_4 + m_5 + m_6 + m_7$$

- Product of Sums.

→ प्रारम्भिक मॉक्टर्म्स (# मॉक्टर्म्स, M) → sums

→ बोल्यन ऑपरेशन्स द्वारा Minimization (मिनीमाइज़ेशन)

S-59 "Timing glitches" के लिए यह इनपुट : स्टेडी स्टेट होने वाले बदलावों में "Transient error"

Alternative Gate (duality)

मात्रा

$$\begin{array}{ccc} L & L & \rightarrow L \\ L & H & \rightarrow L \\ H & L & \rightarrow L \\ H & H & \rightarrow H \end{array}$$



$$= \oplus$$

$$\begin{matrix} 0 \\ 0 \\ 1 \\ 1 \end{matrix} = \begin{matrix} 0 \\ 0 \\ 1 \\ 1 \end{matrix}$$

(negative)

$$\Rightarrow \begin{matrix} 1 \\ 1 \\ 0 \\ 0 \end{matrix}$$

Negative Logic (bubble)



$$A+B \equiv \overline{(\overline{A}+\overline{B})} \equiv \overline{\overline{A} \cdot \overline{B}}$$

Incompletely-specified func.

e.g. BCD (Binary Coded Decimal)

	A	B	C	D	W	X	Y	Z
$2^4 = 16$	0	0	0	0	0	0	0	1
	0	0	0	1	0	0	1	0
	0	0	1	0	0	0	1	1
	0	0	1	1	0	1	0	0
	0	1	0	0	0	1	0	1
	0	1	0	1	0	1	1	0
	0	1	1	0	0	1	1	1
	0	1	1	1	1	0	0	0
	1	0	0	0	1	0	0	1
	1	0	0	1	1	0	1	0
1010 - 1111				b	(Don't care / DC / Disconnected)			
(For positive Op. : OR with DC. For negative Op. : AND with DC.)								

offset of W
(imp. with $w=0$)

onset of W
(imp. with $w=1$)

Karnaugh Map (K-Map)

* តើលក្ខណៈ , ទំនួរកំណែ alternate នៅ 1 , ព័ត៌មាន boolean cube បានសម្រាប់ adjacency

** ជីវិតិភាព Sum of Product (minterms) / $\sum_{i=0}^N m_i (0, 1, \dots, N)$

*** ទូទៅអំពីគំនិត = ជីវិតិភាព , គិតពីលក្ខណៈនៃការសម្រេច (invariant)

* សំគាល់សំគាល់ ដែលមាន "Prime Implicant"

eq.

A	0	1
B	0	1
0	0	1
1	0	1

$$F = A$$

A	0	1
B	0	1
0	1	1
1	0	0

$$G = \bar{B}$$

in T.T:

A	0	1		
B	0	2		
1	1	3		
AB	00	01	11	10
C	0	2	6	4
1	1	3	7	5

AB	00	01	11	10
00	0	4	12	8
01	1	5	13	9
11	3	7	15	11
10	2	6	14	10

AB	00	01	11	10
00	0	0	1	0
01	0	1	1	1

$$F = AB + BC + AC$$

(A ឱ្យតុល្យ)

(B ឱ្យតុល្យ)
∴ ឱ្យតុល្យ ឱ្យតុល្យ ឱ្យតុល្យ

overlap នៃ ឱ្យតុល្យ

$$F = \bar{B}\bar{C} + A\bar{C} + \bar{A}B$$

AB	00	01	11	10
00	1	0	0	1
01	0	0	1	1

$$F = AC + \bar{B}\bar{C}$$

$$\bar{F} = B\bar{C} + \bar{A}C$$

$$\Rightarrow F = (\bar{B} + C)(A + \bar{C})$$

ឱ្យតុល្យ swap(0,1)

ឱ្យតុល្យ K-0 ឱ្យតុល្យ

(off-set) \rightarrow 0 0
ឱ្យតុល្យ 0 ឱ្យតុល្យ 1

0 ឱ្យតុល្យ 1





1 ឱ្យតុល្យ 0

	AB	CD	00	01	11	10
00	1	0	0	0	1	1
01	0	1	0	0	0	0
11	1	1	1	1	1	1
10	1	1	1	1	1	1

$$F = C + \bar{A}BD + \bar{B}\bar{C}\bar{D} \leftarrow \text{worse}$$

$$+ \bar{B}\bar{D} \leftarrow \text{better}$$

Boolean Cube



Quine McClusky Method


eg.) Minimize F to SoP : $F(A, B, C, D) = \sum m(2, 4, 5, 7, 11) + \sum d(1, 6)$

		Powers of 2		Min Terms		Don't Care	
(m_2)	0010			1: m_1	0001 ✓	1-5:	0-01 *
(m_4)	0100			m_2	0010 ✓	2-6:	0-10 *
(m_5)	0101	ONSET		m_4	0100 ✓	4-5:	010- ✓
(m_7)	0111			2:	m_5 0101 ✓	4-6:	01-0 ✓
(m_{11})	1011			(m_6)	0110 ✓	5-7:	01-1 ✓
(m_7)	0001	DC		3:	m_7 0111 ✓	6-7:	011- ✓
(m_6)	0110			m_{11}	1011 *		

4-6-5-7: 01-- } *

4-5-6-7: 01-- }

$\bar{A} \bar{C} \bar{D}$



$$\therefore F = \bar{A}\bar{B}CD + \bar{A}C\bar{D} + \bar{A}\bar{B}$$

AB		\bar{AB}		CD	
00	01	01	10	11	10
00	0	1	0	0	
01	X	1	0	0	
11	0	1	0	1	$\bar{A}\bar{B}CD$
10	1	X	0	0	

eg.) Minimize F to SoP : $F(A,B,C,D) = \sum m(2,4,5,7,11) + \sum d(1,6)$

Don't Care

		AB	CD	00	01	11	10
		00	0	1	0	0	0
		01	X	1	0	0	0
		11	0	1	0	1	1
		10	1	X	0	0	0

$$F = A'B + A'CD' + AB'CD$$

01-- 0-10 1011

eg.) Minimize F to PoS $F(A,B,C) = \overline{\overline{M}}(1,5,7) \overline{\overline{D}}(0,3)$

		AB	CD	00	01	11	10
		C	0	X	1	1	1
		1	0	X	0	0	0



-1 : $F = C'$

eg. $f(A,B,C,D) = \sum m(5,7,10,11,14) + \sum d(2,12)$

commonly as F for 3 input - 4 stack AOS ↓ BT

maximum no. of
each minterm = 3


		AB	CD	00	01	11	10
		00	00	X	0		
		01	01	0	0	X	0
		11	01	0	1		
		10	X0		1	1	




$$\bar{F} = \bar{A}\bar{D} + \bar{A}\bar{B} + A\bar{C} + ABD$$

Multi-level Logic


Conversion \rightarrow to 2nd Gate Function \rightarrow (2nd Term)

	$A + B \sim \overline{\overline{A} \cdot \overline{B}}$
OR	 
NAND	$\overline{A} + \overline{B} \sim \overline{A \cdot \overline{B}}$  
AND	$A \cdot B \sim \overline{\overline{A} + \overline{B}}$  
NOR	$\overline{A} \cdot \overline{B} \sim \overline{A + B}$  


Wire Conversion :




eg. AND/OR \rightarrow NAND/NAND




AND/OR \rightarrow NOR/NOR



eg. OR/AND \rightarrow NOR/NOR



OR/AND \rightarrow NAND/NAND




Time Response (Gate Delay)

→ Assume that every gate has 1 unit of delay.

Pulse shaping circuits

Eg. Ring Circuit (Intentional delay)



Initial, everything is zero (0).

(Basic clock)

* Hazards/Glitches (Unintentional delay; Unwanted switching)

① Static 1-hz.

Fix it with redundant terms in K-map.

12:21 Mon 22 Aug 21 of 25 mycourseville-default.c3.ap-southeast-1.amazonaws.com Contemporary Logic Design Multi-Level Logic

Time Response in Combinational Networks

Glitch Example

General Strategy: add redundant terms

$$F = A'D + AC' \text{ becomes } A'D + AC' + C'D$$

This eliminates 1-hazard? How about 0-hazard?

Re-express F in PoS form:

$$F = (A' + C')(A + D)$$

Glitch present:

Add term: $(C' + D)$

This expression is equivalent to the hazard-free SoP form of F

	A	B	C	D
00	0	0	1	1
01	1	1	1	1
11	1	1	0	0
10	0	0	0	0

Diagram annotations in blue and red:


- Blue arrows point to the diagonal cross in the K-map, labeled "in 101 (diag. cross)".
- Red arrows point to the redundant term $(C' + D)$ and the adjacent cells in the K-map, labeled "redundant in 101 adjacent cross".

• R H Katz Transparency No 3-42

Chapt #4. Programmable & Steering Logic

- PAL, PLA (Programmable Array Logic, Programmable Logic Array)
- Switch, MUX-Selector, Decoder
- Combinational.

PAL & PLA



(PAL) → Constrained OR, generalized AND arrays

(PLA) → Generalized OR & AND arrays (shorter: faster LAB)

2-bit Gray code

00
01
11
10

mirror


3-bit Gray code

000
001
011
010
110
111
101
100

4-bit


0000
0001
0011
0010
0110
0111
0101
0100
1100
1101
1111
1110
1010
1011
1001
1000

in Personality matrix
(for Input states)



Eq. $F(A, B, C, D) = \bar{A}B + \bar{C}D + B\bar{C}\bar{D}$ \Rightarrow Hazard (AB)



Timing Wave Form visualization Hazard (AB) .



		AB	00	01	11	10
		CD	00	1	1	0
		01	1	1	1	1
		11	0	1	0	0
		10	0	1	0	0


\bar{AB}

e.g. NAND/NAND, NOR/NOR on DAI:



$$(A + \bar{B})(A + \bar{C})$$


$$A + \bar{A}\bar{C} + \bar{A}\bar{B} + \bar{B}\bar{C}$$



	AB	00	01	11	10
C	0	0	0	1	0
\bar{F}	0	0	0	1	1
= A					

Multiplexer / Demultiplexer (MUX / DEMUX)

↳ "Selector" ↳ "Decoder"



Truth Table


Logical Form

I_1	I_0	A	Z
0	0	0	I_0
1	0	1	I_1

Functional Form


A	Z
0	I_0
1	I_1

④:1





A	B	Z
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3

⑧:1



General: $Z = \sum_{k=0}^{2^n-1} m(k) I_k$




↳ Cascade 2:1, 4:1

Functions from MUX

$$\text{eg. } F(A, B, C) = \sum m(0, 2, 6, 7)$$

$F(\dots)$ \rightarrow for MUX $2^{n-1} : 1$ $\forall n \geq 3$

Generalization : K-map : $G(A, B, C, D)$



\rightarrow Information TTL Package (more gate efficient)

Information Analog Circuit : input 信息 into output 信息 [Analog MUX = Analog DEMUX]

DEMUX (Decoder)


1:2, 2:4, 3:8, 4:16, ..., n: 2^n

Default is Active Low Enable meaning Active High Enable
 (PIN E, Enb, G)
 Same things

The Third State (Tri-state, Open collector, Open drain, ...)

{ Logic gates : 0, 1
 Don't Care : X

3rd State : Z (High impedance, $R \rightarrow \infty$ (D/L))




OE	I_o	F
0	0	Z
0	1	Z
1	0	0
1	1	1

} now Active High

Symbol : Transistor?


Active High




S	F
0	I_0
1	I_1

Active Low



Using pull-up R




(Open-Drain)



ROM - PLA





• Combinational Logic Word Problems

1. Understanding problem
 - circuit assignments
 - Inputs (control, Data) → Outputs
 - Block Diagram


2. Formulate eg. truth table, ...

3. Implementation eg. DMUX, MUX, PLA, PAL, ...

4. Procedure eg. k-Map, espresso, ...

e.g. Process Line Control

- (spec) Rod $> 10\%$ → ยาวเกิน $\overline{111}$
- Rod $\pm 5 - 10\%$ → ยาวใน $\overline{110}$
- Rod $< 10\%$ → อยู่ใน Bolt $\overline{100}$



Sensors: 3x light barrier
(LED + Photocell) 0 1

เงื่อนไข Light barrier บน trip จำแนก成 (1)

$100 \rightarrow$ too short

$110 \rightarrow$ in spec ($O1=1$)

$111 \rightarrow$ too long ($O2=1$)

else $\rightarrow X$ (Don't Cares)


A	B	C	F	O1	O2
1	0	0	Sh	0	0
1	1	0	Sp	1	0
1	1	1	Ln	0	1
			else	X	X

(ให้ค่า case)
ถ้า 0,0

$$\therefore O1 = AB\bar{C}, O2 = ABC$$

ถ้า 0,0


e.g. BCD \rightarrow 7-Segment




info \Rightarrow 14 unique product terms (on K-Map)
Info \Rightarrow espresso \Rightarrow 9 unique prod. terms

Solt. Multi Level

minimum number of levels




e.g. Logical Function Unit (Not ALU), \Rightarrow ALU



e.g. LFU

c ₂	c ₁	c ₀	F
0	0	0	1
0	0	1	A+B
			A-B
			A⊕B
			A⊕B
			A-B
			A+B
1	1	1	0



ROM Access , EPROM

Chapt. #5 : Arithmetic Circuits

↳ Arithmetic Logic Unit (ALU)

↳ Space - Time Tradeoffs

- Binary addition , Full adder n-bits

จำนวน บวก, หักลบ \rightarrow คำนีส์ใน Arithmetic Ops.

- Binary representation

MAJOR
3 แบบ - Sign & Magnitude

Sign
↓
Mag.

$S_n S_{n-1} \dots S_2 S_1 S_0$

Adding

$$\begin{array}{l} 0 \rightarrow 2^{n-1} \\ 0 \rightarrow -2^{n-1} + 1 \end{array}$$

- ผู้คน 1. ถ้า 0 หรือ 0000, 1000 [-7, 7]
 2. บวก หักลบ บวกหักลบ ได้!
 3. ไม่ต้องนับบวก

- One's complement

$x \rightarrow$ Flip bits

- ผู้คน 1. ถ้า 0 หรือ 0000, 1111 [-7, 7]
 2. บวก หักลบ บวกหักลบ ได้, Inverse y
 ที่ y Natural

[end around carry]

$$\begin{array}{l} 0 \rightarrow 2^{n-1} \\ -2^{n-1} + 1 \rightarrow 0 \end{array}$$

$\hookrightarrow M - N = M + \bar{N}$

Modern CP
main focus

- Two's complement

$x \rightarrow$ Flip bits $\rightarrow +1$

1. ถ้า 0 หรือ $y \rightarrow$ บวกหักลบ [-8, 7]

[carry out]
Cin, Cout

$$\begin{array}{l} 0 \rightarrow 2^{n-1} - 1 \\ -2^{n-1} \rightarrow 0 \end{array}$$

2. ถ้า บวกหักลบ ได้

$\Rightarrow 2\text{cmp}(2\text{cmp}(x)) = x$

3. Full adding operation!


Adder Circuits

- Half Adder : $A, B \rightarrow S, CO$

- Full Adder : $A, B, CI \rightarrow S, CO$

- Adder/Subtractor

① Implementation
wht.




Sel	Bout
0	B
1	\bar{B}

Using XOR

$$\begin{array}{c|cc} \text{Sel} & B & \text{Bout} \\ \hline 0 & 0 & 0 \\ 0 & 1 & 1 \\ 1 & 0 & 1 \\ 1 & 1 & 0 \end{array}$$


↑ 2nd bit flip bit

② XOR
(bit 0)



Ripple Carry Adder


↳ 4-bit Full Adder / Subtractor for 2's complement (signed)



(CLA)

- Carry Lookahead \rightarrow ដើម្បី Optimize នៃសម្រាកភាព


CI សម្រាក CO \rightarrow CO នៃ Gate Delay នៃ A, B, CI = @N+2 (2 Gate Delays)



\rightarrow 4 Bit \rightarrow 8 Gate Delay

32 Bit \rightarrow 64 Gate Delay

! BAD (Critical Delay)



A	B	Cin	Sum
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0

$$S_i = A_i \oplus B_i \oplus C_i = P_i \oplus C_i$$

$$C_{i+1} = A_i B_i + A_i C_i + B_i C_i$$

$$= A_i B_i + C_i (A_i + B_i) \quad \text{special case}$$

$$= A_i B_i + C_i (A_i \oplus B_i)$$

$$C_{i+1} = G_i + C_i P_i \quad (\text{Recurrence})$$

$$\text{Ans} \quad C_1 = G_0 + P_0 C_0$$

$$C_2 = G_1 + P_1 (G_0 + P_0 C_0) = G_1 + P_1 G_0 + P_1 P_0 C_0$$

$C_n \rightarrow$ expands into pseudo 2-level logic (faster)! [GOOD]

i.e., C_4 when P_3 for 3 Gate Delays \Rightarrow Bad

* Improve with

\downarrow Max = 4 bit in make sense

$$Note \quad C_1 = G_0 + C_0 P_0$$


$$C_2 = G_1 + G_0 P_1 + C_0 P_0 P_1$$

$$C_3 = G_2 + G_1 P_2 + G_0 P_1 P_2 + C_0 P_0 P_1 P_2$$


$$C_4 = G_3 + G_2 P_3 + G_1 P_2 P_3 + G_0 P_1 P_2 P_3 + C_0 P_0 P_1 P_2 P_3$$

$$\underline{CG} = \underline{GG} + \underline{Cin \cdot PG} \rightarrow \text{minimum 16-bit Adder}$$

4-bit CLA



16-bit CLA using Group Propagate, Group Generate (PG/GG) : LCU





Alternative: "Carry Select Adder" with hardware for redundant

Case carry = 0 or 1 for MUX selection
(Yield better performance)


Multiplicators : Array of Adder & Carrying

Building Block



"Array Multiplier" (Pipelined)


Alternatively,




- * Each block is partial product (P)
- * From block A_iB_0, A_0B_i to HA \rightarrow

4x4 combinational multiplier ($A_3A_2A_1A_0 \times B_3B_2B_1B_0 = P_7P_6P_5P_4P_3P_2P_1P_0$)


• Unsigned



• Unsigned (bypassed)



- Signed (2's complement)






Tutoring


2 Bit Adder using 8:1 MUX

A_1	A_0	B_1	B_0	F_2	F_1	F_0
0	0	0	0	0	0	0
0	0	0	1	0	0	1
0	0	1	0	0	1	0
0	0	1	1	0	1	1
0	1	0	0	0	0	1
0	1	0	1	0	1	0
0	1	1	0	0	1	1
0	1	1	1	1	0	0
1	0	0	0	0	1	0
1	0	0	1	0	1	1
1	0	1	0	1	0	0
1	0	1	1	1	0	1
1	1	0	0	0	1	1
1	1	0	1	1	0	0
1	1	1	0	1	0	1
1	1	1	1	1	1	0

Alternative
(Easier)



□



OE	I	F
0	0	1
0	1	0
1	0	NN
1	1	NN