



## Sequential Logic Circuit


### Static Memory Cell (MEM)




□ Tri-state implementation



### R-S Latch (Reset-Set)






□ State Diagram




### Level-triggered FF

(Level-sensitive latch)  $\rightarrow$  output នឹងស្នើសុំ input នៃការបង្កើត EN ដែលបាន Flip Flop ព័ត៌មាន "ចាប់ផ្តើម" នៅពេលត្រួតពេញ CLK.  
Gated RS Latch (Using EN Pin as Clock (CLK) Pin)  $\rightarrow$  និងនាំ clock វិនិយោគ "RS Flip Flop"



### JK Flip Flop to eliminate forbidden state




ជាកែវ Racing 1-0-1-0 នូវ Toggle

អេក្រង់ Master-Slave ទៅមានការចុងក្រោះ

ឬ Enb (HOLD ឬការបញ្ចប់ Clock ស្មើ)

### Master-Slave JK Flip Flop




### Characteristic Eqn.

$$Q^+ = Q\bar{K} + \bar{Q}J$$


### Func. TT

J	K	Q	$Q^+$
0	0	0	0 HOLD
0	0	1	1
0	1	0	0 RESET
0	1	1	0
1	0	0	1 SET
1	0	1	1
1	1	0	1 TOGGLE
1	1	1	0

KJ-RS




## Edge-triggered FF



$\rightarrow$  "Data"


D Flip Flop :  $Q^+ = D$

### □ JK-FF implementation





JK:  $Q \leftarrow Q + J \oplus K$  (Valid output during clock low)

### □ Edge-triggered D FF



$\rightarrow$  "Toggle"  
T Flip Flop

### □ Various DFF, JK etc




### Excitation Table (Implementing FF from other types of FFs)

$Q$	$Q^+$	$R$	$S$	$J$	$K$	$T$	$D$	$\rightarrow$ Implement K-Map
$0 \rightarrow 0$	X	0	0	0	X	0	0	
$0 \rightarrow 1$	0	1	1	X	1	1	1	
$1 \rightarrow 0$	1	0	X	1	1	1	0	
$1 \rightarrow 1$	0	X	X	0	0	0	1	


### ⊕ Presets and Clear Pin

## Shift Register

2-bit




4-bit



Memory Implementation : Use latch  $\rightarrow$  flip flop ; + less gates


↳ on the narrow timing window Latch  $\rightarrow$  Update all four states Flip-Flop.  
 $T < T_{clk}$  + less complex clocking

## Clocked Sequential System



$\therefore$  CLK Width  $<$  Fastest propagation delay of F.


CLK Period  $>$  Slowest propagation delay of F.




## Two-Phase Non-Overlapped Clocking (" $\overrightarrow{\text{CLK}} = 1$ " ပါမ်းနောက်)



ထုတေသန  $\overrightarrow{\text{CLK}}$  နဲ့  $\overleftarrow{\text{CLK}}$  အကြောင်းများ  
Phases:  $(\phi_1)$   $(\phi_2)$




□ Generating 2-phase from 1 clock.





## Clock Skew Problem

"Clock အားလုံးနှင့် Flip Flop (ဆိတ်) များတွင် ဖော်လုပ်ခြင်း"




→ causes unpredictable output


Handling Asynchronous Input : ဒုက္ခလုပ်စီးပွားရေးတွင် FF မှုဆန်း Input များမှာ  $T_{su}, T_h$  များမှာ Input များမှာ မှတ်ယူနိုင်သူမှာ Synchronous Input များမှာ .  
e.g. setup time violation





## □ Metastability : Synchronizer Failure




- Fixing :
1. Slow down clock
  2. Use fastest logic in the synchronizer
  3. Synchronizer cascading.
- } either of these.



## Self-Timed / Speed-independent circuits




Self-timed Circuits Q<sub>E</sub> worst case delay in Combinational logic




## Registers



4-bit:



Register Files : ជារегистរ មានការចំណែកថាតាំង (2D)  
ដែលការបែងចែក ROM, RAM



4x4 Register File  
( $4 \times 1b \times DFF$ )  
Ref: 74670



L-Shift

$$\text{DCBA} \rightarrow \text{CBAX} \rightarrow \text{BAXX}$$

x 丰亏 LSI

R-Shift


$$\text{DCBA} \rightarrow \text{XDCB} \rightarrow \text{XXDC}$$

丰亏 RSI

Shift Register (Serial)

LSI/RSI : Serial In , DCBA : Parallel In.

4-bit: ABCD




S1	SO	Function
1	1	Sync. Load (Parallel)
1	0	Left shift , D = LSI
0	1	Right shift , A = RSI
0	0	Hold

(ABC  
BCD(LSI))


(RS)  
A B C D  
A B C

丰亏 Serial-Parallel , Parallel-Serial ,




Counter Circuit (Sequential Increment / Decrement  $\rightarrow$  "State")

"Möbius" Counter : 丰亏 Möbius strip (Johnson Counter)




$Q_1 Q_2 Q_3 Q_4 : 1000, 1100, 1110, 1111, 0111, 0011, 0001, 0000$

豐亏 3-bit Counter:




## 74163 Sync. Counter



Choosing FF. Func. ( សែនាំ Finite-State Machine, FSM នូវលក្ខណ៍ )

e.g. 3-bit Upcounter



State transition table


(តម្លៃ)

លាងលើ TFF :- ១ period  
និងចាប់ឡើង


C B A	C <sup>+</sup> B <sup>+</sup> A <sup>+</sup>	TC TB TA
0 0 0	0 0 1	0 0 1
0 0 1	0 1 0	0 1 1
0 1 0	0 1 1	0 0 1
0 1 1	1 0 0	1 1 1
<hr/>		
1 0 0	1 0 1	0 0 1
1 0 1	1 1 0	0 1 1
1 1 0	1 1 1	0 0 1
1 1 1	0 0 0	1 1 1

ឬ Excitation table


នៅទីនេះ




នៃ C,B,A



Results



e.g.



A	CB	00	01	11	10
0		0	0	0	X
1		X	1	X	1

A	CB	00	01	11	10
0		1	1	0	X
1		X	0	X	1

A	CB	00	01	11	10
0		0	1	0	X
1		X	1	X	0

$$C^+ = A \rightarrow D_C$$

$$B^+ = \bar{B} + \bar{A}\bar{C} \rightarrow D_B$$

$$A^+ = \bar{C}B \rightarrow D_A$$

for DFF

$$T_C = \bar{A}\bar{C} + \bar{A}C = A \oplus C \quad (D_C = A)$$



$$T_B = A \oplus \bar{B} + C$$

$$T_A = \bar{A}B\bar{C} + \bar{B}C$$

Using TFF

QQ <sup>+</sup>	T
00	0
01	1
10	1
11	0

Guarantee Start-up State



for J/K

In Table, unknown XXX will be next state.


+ On the FF inputs to RS FF, JK FF, TFF, DFF  
 →  $J = \bar{A} \oplus B$ ,  $K = A \oplus B$ ,  $T = A \oplus B$ ,  $D = A$   
 →  $J = \bar{A} \oplus B$ ,  $K = A \oplus B$ ,  $T = A \oplus B$ ,  $D = A$

+ Q30 ≈ Mix & Match Functionality

T ↔ D Conversion

A	B	$(A \oplus B) \oplus B = A$
0	0	0
0	1	0
1	0	1
1	1	1



## Ripple Counter




Toggle ត្រួតពាក់ដែលវាយ: On Neg. Edge ( $1 \rightarrow 0$ )

- \*\* Not - ក្នុង Ripple មាន Delay រូបតាមរឹង (Not sharp)
- នៅពេល bit ផ្លូវមីនាទីនា


## Cascaded Synchronous Counters with RCO




## 2-Way Limit




## Limited Counter : End bits




## Static RAM (SRAM)



- $\rightarrow$  Write :  $Data = \overline{Data}$ ,  $WE = 1$  ( $WE = 0$ )
- $\rightarrow$  Read :  $Data = \overline{Data} = (0 \sim 1)(V_{RD})$ 
  - $\overline{WE} = 1$  မှာ အသုတေသနရေးများ
  - Sensing (Sensing circuit)
    - $Data(0 \sim 1) \rightarrow Data$  မှာ cell
    - $\overline{Data}(0 \sim 1) \rightarrow \overline{Data}$  မှာ cell




Designing sensible circuit (Real 1024 wouldn't make sense) (long, thin)




## SRAM Timing


### □ Read



### □ Write




## Dynamic RAM (DRAM)




- Destructive Read out. (inherent misreading)

- Need for Refresh Cycle

(Capacitor storage decays over time)  
due to leakage of current.  
Misreading occurs: Read vs Write



## Circuit of DRAM




⊕ 80# input on 12 → 6 pin

Forms input 2 strobes \RAS, \CAS

“Row Address Strobe,  
Column Address Strobe”

## DRAM Timing



## RAM Refresh

→ use Memory as Row pointer


## DRAM Modes

- **Page Mode :** RAS, CAS, CAS, ..., CAS; RAS, CAS, ...  
↳ **all consecutive words in the same "page".**  
- Increases throughput  
- Reduce latency
- **Static Column :** issues Page in \RAS/\CAS, issues Addr. in \WE.
- **Middle Mode :** Page Mode + CAS strobe (Sometimes, addressing row)




# Finite State Machine Design

Computer Hardware : Data path + Control



e.g. Odd parity checker



State Name → binary  
(Symbolic) (Encoded)


Symbolic :

S	I	S+Z
Even	0	Even/0
Even	1	Odd/1
	:	


Encoded:

S	I	S+Z
0	0	0/0
0	1	1/1


Using DFF



Using TFF




- Timing Design :
- Clocking Event : Pos. Edge, Neg. Edge, Level-sensitive
  - $T_{SU}, T_H$  Consideration : Input stable BEFORE clocking event



### Using multiple / partitioning FSM


- Communicating FSM



- State Minimization , Design Approach

Abstract  $\rightarrow$  Encode  $\rightarrow$  Choose FF  $\rightarrow$  Implement Design

e.g. Vending Machine <sup>Overflow</sup> (Overflow, no changes)




Alternative Representation : ASM Chart

Hardware Descriptive Language : VHDL, Verilog

→ ASM Notation

- State Box ①
- Decision Box ②
- Output Box ③



+ See examples in DIG LO LAB , ASM slides

## FSM State Reduction


- Row Matching Method : សម្រាប់ Case នៃ  $Q^+$  បាន Z លទ្ធផលរហូត

eg.	Input Seq.	Q	$Q^+$	Z	
		$x=0$	$x=1$	$x=0$	$x=1$
	011	$S_{10}$	$S_0$	1	0
	101	$S_{12}$	$S_0$	1	0
	000	$S_7$			
	001	$S_8$			
	010	$S_9$	$S_0$		
	100	$S_{11}$			
	110	$S_{13}$			
	111	$S_{14}$			

Problem: might not be most reduced state

e.g. Odd-parity checker


Q	$Q^+$	Z
$x=0$	$x=1$	
$S_0$	$S_0$	0
$S_1$	$S_1$	1
$S_2$	$S_2$	0



- Implication Method : យក most reduced states បែង


e.g. Output 1 ត្រូវ serial seq. នៅលើ 010 នៅលើ 110

Seq.	Q	$Q^+(0)$	$Q^+(1)$	$Z(0)$	$Z(1)$
Reset	$S_0$	$S_1$	$S_2$	0	0
0	$S_1$	$S_3$	$S_4$	0	0
1	$S_2$	$S_5$	$S_6$	0	0
00	$S_3$			0	0
01	$S_4$			1	0
10	$S_5$	$S_0$		0	0
11	$S_6$	$S_0$		1	0



→ შემოვთ კანკონის სი, სი  $(S_j, S_i)$  უნდა  $S_i, S_j$  მიაღწიო lower)

<del><math>S_1 - S_1</math></del>					
<del><math>S_1 - S_2</math></del>					
<del><math>S_2 - S_1</math></del>	$S_5 - S_3$	✓			
<del><math>S_2 - S_2</math></del>	$S_6 - S_4$	✓			
<del><math>S_3 - S_1</math></del>	<del><math>S_5 - S_3</math></del>	<del><math>S_6 - S_5</math></del>			
<del><math>S_3 - S_2</math></del>	<del><math>S_5 - S_4</math></del>	<del><math>S_6 - S_6</math></del>			
<del><math>S_4</math></del>	<del><math>S_5</math></del>	<del><math>S_6</math></del>	<del><math>S_5</math></del>	<del><math>S_4</math></del>	
<del><math>S_5</math></del>	<del><math>S_5 - S_1</math></del>	<del><math>S_5 - S_3</math></del>	<del><math>S_5 - S_5</math></del>	<del><math>S_5 - S_0</math></del>	<del><math>S_5</math></del>
<del><math>S_5</math></del>	<del><math>S_5 - S_2</math></del>	<del><math>S_5 - S_4</math></del>	<del><math>S_5 - S_6</math></del>	<del><math>S_5 - S_0</math></del>	<del><math>S_5</math></del>
<del><math>S_6</math></del>	<del><math>S_5</math></del>	<del><math>S_6</math></del>	<del><math>S_5</math></del>	<del><math>S_5 - S_0</math></del>	<del><math>S_5</math></del>
	$S_0$	$S_1$	$S_2$	$S_3$	$S_4$
					$S_5$



Seq.	Q	$Q^f(0)$	$Q^f(1)$	$Z(0)$	$Z(1)$
Reset	$S_0$	$S_1$	$S_2$	0	0
0	$S_1$	$S_3$	$S_4$	0	0
1	$S_2$	$S_5$	$S_6$	0	0
00	$S_3$	$S_5$		0	0
01	$S_4$	$S_6$		1	0
10	$S_5$			0	0
11	$S_6$			1	0

∴ ჩაიგთი ს2  $\square$ , ს5  $\square$ , ს6  $\square$

→  $S_1 S_2, S_3 S_5, S_4 S_6$


გამოვა State table!

Seq.	Q	$Q^f(0)$	$Q^f(1)$	$Z(0)$	$Z(1)$
Reset	$S_0$	$S_1$	$S_2$	0	0
0	$S_1 \rightarrow S'_1$	$S'_3 S'_5$	$S'_4 S'_6$	0	0
1	$S_2$	$S_5$	$S_6$	0	0
00	$S_3 \rightarrow S'_5$			0	0
01	$S_4 \rightarrow S'_6$			1	0
10	$S_5$			0	0
11	$S_6$			1	0

<u>10</u>	Reset	$S_0$	$S_1$	$S_2$	0	0
0 or 1		$S'_1$	$S'_3$	$S'_4$	0	0
00 or 10		$S'_3$	$S_0$	$S_0$	0	0
01 or 11		$S'_4$	$S_0$	$S_0$	1	0

## - State Assignment (State Encoding)

↳ für State នឹងរាយការណ៍ bit ដែលអាចត្រួតពិនិត្យបាន (នៅតុ k-map បានយកចំណាំរាយ)



## - Encode នូវ "One Hot Encodings"



$$\hookrightarrow \# \text{states} = \# \text{bits}$$

## mission Flip Flop


J-K : #gate នៅ, #gate នៅ

D : implement ត្រូវការ

FSM Partitioning : Limited I/O, limited programmable IC, ...



## → Idle States





- នូវ FSM នូវ  $FSM_1, FSM_2, \dots, FSM_n$
- ឪ If Idle state នឹង  $FSM_i$ ; ឪ បានការសារ និងឯកសារ នៃឯកសារ នៃ  $FSM_i$ ;
- នូវ  $S5$  នឹង  $FSM_1$ , នូវ  $FSM_2$  និង  $FSM_3$  នូវ Idle ឱ្យ

## Rules for Partitioning

### 1. Source Transformation



### 2. Destination Transformation



After : 2 FSM , 4+4 states

