

2.5A, 3MHz Switching Charger with Dynamic Power Path Management

DESCRIPTION

ETAGOD3 is a switching Li-lon battery charger with dynamic power-path control and input current limiting. When a battery is connected, depending on the battery voltage, the DC-DC switching regulator either pre-conditions, fast-charges the battery or just regulates a system voltage (V_{SYS}) to a preset voltage. It does not require an external sense resistor for current sensing. The charging current is determined by programming ISETI or ISET2 pin, depending on the state of the USB_DET. If USB_DET is low, indicating a valid AC adapter input is present, the charge current is set by ISETI; otherwise, it is set by ISET2. When the battery voltage reaches the termination voltage i.e. 4.2V, the charging path disconnects SYS to BATT. The ETAGOD3 also includes a dynamic power path when the SYS load current exceeds current limit of the DCDC regulator internally set, the SYS voltage falls below V_{BATT} , ETAGOD3 turns on the power-path to supplement the system load through the battery.

FEATURES

- Switching Charger with Power Path Management
- Up to 95% DC-DC Efficiency
- 50mΩ Power Path MOSFET
- ◆ Up to 2.5A Max charging current
- Instant on with a dead Battery or no Battery
- No battery detection
- No External Sense resistor
- Programmable USB and AC IN Charging Current


APPLICATIONS

- Tablet, MID
- Smart Phone
- Power Bank

DRDFRING INFORMATION

PART	PACKAGE PIN	TOP MARK
ETA6003Q3Q	QFN3X3-16	ETA6003 - Product Number
	-	YWWPL - Date Code


TYPICAL APPLICATION



2A Switching Charger with Dynamic Power Path



PIN CONFIGURATION



ABSOLUTEMAXIMUM RATINGS

(Note: Exceeding these limits may damage the device. Exposure to absolute maximum rating conditions for long periods may affect device reliability.)

ELECTRICAL CHACRACTERISTICS

 $(V_{IN} = 5V$, unless otherwise specified. Typical values are at TA = 25oC.)

PARAMETER	CONDITIONS	MIN	TYP	MAX	ZTINU
IN INPUT					
INPUT Range		4.4		5.5	V
INPUT UVLO	Rising, Hys=500mV		3.9		V
INDUT 0	Switcher Enable, Switching		5		mΑ
INPUT Operating Current	Switcher Enable, No Switching		70		μA
BATT to INPUT leakage Current	Input Floating		0	5	μA
Vhald	When VIN drop to Vhold , then	4.5			V
VNUIU	reduce DC-DC current limit		4.0		
DC-DC and SYS OUTPUT					
NIMZYZV	I _{SYS} =1A, Default		3.6		V
XAMZYZV			4.5		V
Load Regulation		•	40		mV/A

ETA6003



PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
Line Regulation	V _{IN} =4.75 to 5.25V		0.04		%/V
Switching Frequency			3		MHz
Max duty		100			%
HIGHSIDE MOS RDSON	Isw =500mA		100		mΩ
LOWSIDE MOS RDSON	Isw =500mA		60		mΩ
HIGHSIDE Current limit			3.5		Α
SAS NAFO	Falling, Hys=200mV		2.25		V
Thermal Shutdown	Rising, Hys=30°C		160		°C
POWER PATH Management					
BATT TO SYS RDSON			50		mΩ
BATTERY CHARGER					
Battery CV voltage	I _{BAT} = OmA, default	4.16	4.2	4.24	V
Charger Restart Threshold	From DONE to FastCharge		-150		mV
Battery Pre-condition Voltage	V _{BAT} Rising Hys=180mV		2.9		V
Pre-Condition Charge Current			100		mÅ
AC Fast Charge Current	R _{ISETI} =500Ω, USB_DET= low Icharge=1V*1000/R _{ISETI}		2		A
USB Charge Current	R _{ISET2} = 2KΩ, USB_DET= high Icharge=IV*1000/R _{ISET2}		0.5		A
Pre-condition Timer			120		min
Fast-Charge Timer			960		min
EOC current	Percent of the fast charge current		10%		
THERMISTOR MONITOR					
NTC Threshold, Cold	Charger Suspended		76.5		%V _{IN}
NTC Threshold, Hot	Charger Suspended		35		%Vin
NTC Threshold Hysteresis		. U T	1.5		%Vin
NTC Disable Threshold			100		mV
NTC Input Leakage			0		μА
LOGIC INPUT, STATS					
ENB, ENPPB Logic Input High		1.6			V
ENB, ENPPB Logic Input Low				0.3	V
STAT Output Low Voltage	I _{STATS} =IOmA			0.2	V

PIN DESCRIPTION

PIN#	NAME	DESCRIPTION
1,15	SYS	System Voltage Pin. It is also the Switching regulator's output pin. Connect an inductor and capacitor to form the output filter
2	IN	Input pin. Can be connected to an AC adaptor or a USB charger output. Bypass with a $10\mu F$ capacitor each to GND and PGND
3,4	SW	Switching node of the Switching Regulator. Connect a 1µH to 2.2µH inductor from this pin to


ETA6003





PIN#	NAME	DESCRIPTION		
		ZYZ		
5	PGND	Power Ground. Bypass with a 10µF capacitor to IN with a shortest possible trace		
6	ENB	Active Low Enable pin. Tie this pin low to enable the Charging, tie high to disable Charging, while still keeping powerpath from BATT to SYS		
7	NTC	Thermistor input		
8	ENPPB	Shipping mode enable Pin. Tie to GND to enable power path from BATT to SYS, tie to BATT, to disable this path thereby enabling shipping mode to save power to extend battery life.		
9	ZTATZ	Status pin for Charging status indications. An open drain device capable of driving 10mA current		
10	GND	Analog Ground Pin. Bypass with a 10µF capacitor to IN		
11	ISET1	AC Fast Charge Current set pin for AC input. Connecting a Resistor between ISET1 to GND This sets the fast charge current value for AC adapter when USB_DET is low.		
12	ISET2	USB Charge Current set pin for USB input. Connecting a Resistor between ISET2 to GND This sets the charge current value for USB input when USB_DET is high.		
13	USB_DET	Charge current selecting input. Pull this pin low if an AC adapter is connected and select fast charging current to be set by ISETI. And set this pin high if a USB input is connected and select USB charging current to be set by ISET2. It is default low.		
14,16	BATT	Battery pin. Connect a Battery to this pin		

TYPICAL CHARACTERISTICS

(Typical values are at $T_A=25^{\circ}\text{C}$ unless otherwise specified.)










ETA6003












TYPICAL CHARACTERISTICS


(Typical values are at $T_A = 25$ °C unless otherwise specified.)









V_{SYS} Load Step Into Reduce Charging





















TYPICAL APPLICATION




2A Switching Charger with Dynamic Power Path with OVP protection and Charge Enable

8





PCB GUIDELINE

PCB layout cautions of ETA6003 is shown below. The input capacitor (Cin) between Vin (Pin2) and PGND (Pin5) is always to be placed closest to the IC. SW wire can be laid through the gap between the 2 Cin terminals. It can go underneath the Cin. For all pins that needs to shorted to GND, please connect them to GND (Pin10), not to PGND (Pin5). A real PCB layout example is also listed below for reference.




PACKAGE DUTLINE





SYMBOL	MIN	NOM	MAX
A	0.70	0.75	0.80
A1	0	0.02	0.05
A3	0.20REF		
Ь	0.20	0.25	0.30
D	2.90	3.00	3.10
E	2.90	3.00	3.10
D2	1.55	1.65	1.75
E2	1.55	1.65	1.75
е	0.40	0.50	0.60
K	0.20	_	_
L	0.35	0.40	0.45
R	0.09	_	-



NOTE:

ALL DIMENSIONS REFER TO JEDEC STANDRAD MO-220 WEED-4.